• Title/Summary/Keyword: input phase noise

Search Result 213, Processing Time 0.028 seconds

An Analysis of a Phase Locked AM signal Detection (위상고정회로를 사용한 AM신호 검파방식의 해석)

  • 문상재
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.13 no.5
    • /
    • pp.24-29
    • /
    • 1976
  • In the phase locked AM signal detection, phase locked loop is used to extract a synchronous carrier from an input AM signal. Under the assumption that input noise is white Gaussian and free-running frequency of voltage controlled oscillator is the same that of an input carrier, operational behaviours of phase locked loop is analyzed and signal to noise ratio of the detection is derived quentitatively. The results show that the phase locked AM signal detection method offers a higher degree of noise mmunity than conventional AM signal detections.

  • PDF

A Multiphase DLL Based on a Mixed VCO/VCDL for Input Phase Noise Suppression and Duty-Cycle Correction of Multiple Frequencies (입력 위상 잡음 억제 및 체배 주파수의 듀티 사이클 보정을 위한 VCO/VCDL 혼용 기반의 다중위상 동기회로)

  • Ha, Jong-Chan;Wee, Jae-Kyung;Lee, Pil-Soo;Jung, Won-Young;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.11
    • /
    • pp.13-22
    • /
    • 2010
  • This paper proposed the dual-loops multiphase DLL based mixed VCO/VCDL for a high frequency phase noise suppression of the input clock and the multiple frequencies generation with a precise duty cycle. In the proposed architecture, the dual-loops DLL uses the dual input differential buffer based nMOS source-coupled pairs at the input stage of the mixed VCO/VCDL. This can easily convert the input and output phase transfer of the conventional DLL with bypass pass filter characteristic to the input and output phase transfer of PLL with low pass filter characteristic for the high frequency input phase noise suppression. Also, the proposed DLL can correct the duty-cycle error of multiple frequencies by using only the duty-cycle correction circuits and the phase tracking loop without additional correction controlled loop. At the simulation result with $0.18{\mu}m$ CMOS technology, the output phase noise of the proposed DLL is improved under -13dB for 1GHz input clock with 800MHz input phase noise. Also, at 1GHz operating frequency with 40%~60% duty-cycle error, the duty-cycle error of the multiple frequencies is corrected under $50{\pm}1%$ at 2GHz the input clock.

Prediction of Performance Loss Due to Phase Noise in Digital Satellite Communication System (디지털 위성통신시스템에서 위상 잡음으로 인한 성능 손실 예측)

  • 김영완;박동철
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.7
    • /
    • pp.679-686
    • /
    • 2002
  • Based on the alternating series expansion of error probability function due to phase noise in PSK systems, the performance evaluations for Tikhonov and Gaussian probability density functions were performed in this paper. The range of the signal-to-noise ratio of recovered carrier signal which provides the same dependency between the error performances by Tikhonov function and Gaussian function was analyzed via loss evaluation due to phase noise. The phase noise with 1/f$^2$ characteristic was generated based on the relationship of the phase noise spectral density and the modulation index for frequency modulation signal. Using the generated phase noise as the input signal for digital satellite communication receiver, the performance losses due to the phase noise were measured and evaluated with the analyzed performance characteristics.

A Study on the Noise Reduction of Compartment of Vehicle Using Sensitivity Analysis of Engine Exciting Force (엔진 가진력의 감도해석을 이용한 차실 소음 저감에 관한 연구)

  • 오재응;김태욱;송재은;이해승
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.5 no.4
    • /
    • pp.171-178
    • /
    • 1997
  • Vehicle interior noise has become increasingly important in this recent years. The noise of a vehicle is one of the important problems in a vehicle design. The interior noise is caused by various vibration sources of vehicle compartment. The booming noise of a vehicle can be significantly affected by vibrations transmitted from engine excitation forces to the vehicle body. Specially, we are interested in the state of transmission paths such as engine mounts to reduce noise in a vehicle compartment. In this paper, we have been calculated the contribution of each transmission path such as engine mounts to interior noise. To identify contribution of each input sources and transmission paths to output, the effectiveness of each input component to output is calculated. Sensitivity analysis is carried out for investigation of contribution to output due to input variations. With the simulation of magnitude and phase change of inputs using vector synthesis diagram, the trends of synthesized output vector are obtained. As a result, we suggested sensitivity analysis of vector synthesis as a technique of prediction and control for noise in a vehicle compartment.

  • PDF

Analysis of Phase Noise in Digital Hybrid PLL Frequency Synthesizer (디지탈 하이브리드 위상고정루프(DH-PLL) 주파수 합성기의 위상잡음 분석)

  • 이현석;손종원;유흥균
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.7
    • /
    • pp.649-656
    • /
    • 2002
  • This paper addresses the phase noise analysis of high-speed DH-PLL(Digital Hybrid Phase-Locked Loops) frequency synthesizer. Because of the additional quantization noise of D/A converter in DH-PLL, the phase noise of DH-PLL is increased than the conventional PLL. Three kinds of noise sources such as reference input, D/A converter, and VCO(Voltage Controlled Oscillator) are considered to analyze the phase noise. It largely depends on the closed loop bandwidth and frequency synthesis division ratio(N) so that we can decide the optimal closed loop bandwidth to minimize the phase noise of DH-PLL. It is shown that the simulation results closely match with the results of analytical approach.

ANN Based System for the Detection of Winding Insulation Condition and Bearing Wear in Single Phase Induction Motor

  • Ballal, M.S.;Suryawanshi, H.M.;Mishra, Mahesh K.
    • Journal of Electrical Engineering and Technology
    • /
    • v.2 no.4
    • /
    • pp.485-493
    • /
    • 2007
  • This paper deals with the problem of detection of induction motor incipient faults. Artificial Neural Network (ANN) approach is applied to detect two types of incipient faults (1). Interturn insulation and (2) Bearing wear faults in single-phase induction motor. The experimental data for five measurable parameters (motor intake current, rotor speed, winding temperature, bearing temperature and the noise) is generated in the laboratory on specially designed single-phase induction motor. Initially, the performance is tested with two inputs i.e. motor intake current and rotor speed, later the remaining three input parameters (winding temperature, bearing temperature and the noise) were added sequentially. Depending upon input parameters, the four ANN based fault detectors are developed. The training and testing results of these detectors are illustrated. It is found that the fault detection accuracy is improved with the addition of input parameters.

The Effect of Phase Noise from PLL Frequency Synthesizer (PLL 주파수 합성기에서 발생하는 위상잡음의 영향)

  • 조형래;최정수
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.6
    • /
    • pp.865-870
    • /
    • 2001
  • In this paper, we analyse the effect of phase noise from PLL frequency synthesizer on 64 QAM when detecting corrupted signals. To predict the phase noise of an oscillator very accurately, we assume that the oscillator is linearly time-varying when the input impulsive current to the oscillator is small. The performance of the detector which detects the corrupted signal by oscillator phase noise is compared with that when the detector is only affected by AWGN and then analyse how much the phase noise degrades the system performance for 64 QAM.

  • PDF

Performance Analysis of digital phase shifter using Hilbert transform (힐버트 변환을 이용한 디지털 위상천이기의 성능 분석)

  • Seo, Sang Gyu;Jeong, Bong-Sik
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.14 no.1
    • /
    • pp.39-44
    • /
    • 2013
  • In this paper digital phase-shifter for multi-arm spiral antennas was designed by using Hilbert transform. All frequency components in input signal are phase-shifted for 90 degree by Hilbert transform, and the transform is implemented by FIT and IFIT. Digital phase-shifter generates two signals with phase difference of 90 degree by using Hilbert transform from input signals sampled by analog-digital converter(ADC), and then the input signal is phase-shifted for a given phase by using two signals. Hilbert transform based on digital phase-shifter is designed by Xilinx System generator, and the effects of input noise, FIT point, sampling period, initial phase of input signal, and shifted phase are simulated and its results are compared with Matlab results.

An Advanced Phase Angle Measurement Algorithm And Error Analysis (개선된 위상 측정 알고리즘과 오차 해석)

  • 송영석;김재철;최인규;박종식
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.41 no.3
    • /
    • pp.25-32
    • /
    • 2004
  • An advanced algorithm for measurement of phase angle between two sinusoidal signals is proposed in this paper. This algorithm uses discrete sample data of two input signals for calculation of phase angle and amplitude. And the key parameters of the measurement algorithm are described by analytical express, so the calculation of phase angle is simplified. In this paper it is proved that harmonic distortion of the input sinusoidal signals does not affect the measurement value of phase angle by using the proposed algorithm when a whole cycle is sampled. And measurement error by the white Gaussian noise is very small compared by other algorithms.

Self-injection-locked Divide-by-3 Frequency Divider with Improved Locking Range, Phase Noise, and Input Sensitivity

  • Lee, Sanghun;Jang, Sunhwan;Nguyen, Cam;Choi, Dae-Hyun;Kim, Jusung
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.4
    • /
    • pp.492-498
    • /
    • 2017
  • In this paper, we integrate a divide-by-3 injection-locked frequency divider (ILFD) in CMOS technology with a $0.18-{\mu}m$ BiCMOS process. We propose a self-injection technique that utilizes harmonic conversion to improve the locking range, phase-noise, and input sensitivity simultaneously. The proposed self-injection technique consists of an odd-to-even harmonic converter and a feedback amplifier. This technique offers the advantage of increasing the injection efficiency at even harmonics and thus realizes the low-power implementation of an odd-order division ILFD. The measurement results using the proposed self-injection technique show that the locking range is increased by 47.8% and the phase noise is reduced by 14.7 dBc/Hz at 1-MHz offset frequency with the injection power of -12 dBm. The designed divide-by-3 ILFD occupies $0.048mm^2$ with a power consumption of 18.2-mW from a 1.8-V power supply.