• Communications for Statistical Applications and Methods
• /
• 제15권2호
• /
• pp.161-171
• /
• 2008

This study discusses Johnson's $S_U$-normal distribution capturing a wide range of non-normality in various regression models. We provide the likelihood inference using Johnson's $S_U$-normal distribution, and propose a likelihood ratio (LR) test for normality. We also apply the $S_U$-normal distribution to the binary and censored regression models. Monte Carlo simulations are used to show that the LR test using the $S_U$-normal distribution can be served as a model specification test for normal error distribution, and that the $S_U$-normal maximum likelihood (ML) estimators tend to yield more reliable marginal effect estimates in the binary and censored model when the error distributions are non-normal.

• Journal of electromagnetic engineering and science
• /
• 제10권1호
• /
• pp.35-38
• /
• 2010

A fully integrated parallel-coupled 6-GHz quadrature voltage-controlled oscillator (QVCO) has been designed. The symmetrical parallel-coupled quadrature VCO is implemented using 0.13-${\mu}m$ CMOS process. The measured phase noise is -101.05 dBc/Hz at an offset frequency of 1 MHz. The tuning range of 710 MHz is achieved with a control voltage ranging from 0.3 to 1.4 V. The average output phase error is about $1.26^{\circ}$ including cables and connectors. The QVCO dissipates 10 mA including buffer from the 1.5 V supply voltage. The output characteristic of the differential injection-locked frequency divider (DILFD), which has similar topology to the QVCO, is presented.

• International Journal of Internet, Broadcasting and Communication
• /
• 제12권4호
• /
• pp.18-25
• /
• 2020

In the fifth generation (5G) and beyond 5G (B5G) mobile communication, non-orthogonal multiple access (NOMA) has attracted great attention due to higher spectral efficiency and massive connectivity. We investigate the impacts of the channel estimation errors on the bit-error rate (BER) of NOMA, especially with the single-user decoding (SUD) receiver, which does not perform successive interference cancellation (SIC), in contrast to the conventional SIC NOMA scheme. First, an analytical expression of the BER for SUD NOMA with channel estimation errors is derived. Then, it is demonstrated that the BER performance degrades severely up to the power allocation less than about 20%. Additionally, we show that for the fixed power allocation of 10% in such power allocation range, the signal-to-noise (SNR) loss owing to channel estimation errors is about 5 dB. As a consequence, the channel estimation error should be considered for the design of the SUD NOMA scheme.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제12권3호
• /
• pp.313-319
• /
• 2012

The power supply rejection (PSR) of low drop-out (LDO) voltage regulator is improved by employing an error amplifier (EA) which is configured so the power supply noise be cancelled at the output. The LDO regulator is implemented in a 0.13-${\mu}m$ standard CMOS technology. The external supply voltage level is 1.2-V and the output is 1.0-V while the load current can range from 0-mA to 50-mA. The power supply rejection is 46-dB, 49-dB, and 38-dB at DC, 2-MHz, and 10-MHz, respectively. The quiescent current consumption is 65-${\mu}A$.

• 소음진동
• /
• 제4권1호
• /
• pp.71-82
• /
• 1994

We propose a systematic method to select the master states, which are retained in the reduced model after the order reduction process. The proposed method is based on the fact that the range space of right eigenvector matrix is spanned by orthogonal base vectors, and tries to keep the orthogonality of the submatrix of the base vector matrix as much as possible during the reduction process. To quentify the skewness of that submatrix, we define "Absolute Singularity Factor(ASF)" based on its singular values. While the degree of observability is concerned with estimation error of state vector and up to n'th order derivatives, ASF is related only to the minimum state estimation error. We can use ASF to evaluate the estimation performance of specific partial measurements compared with the best case in which all the state variables are identified based on the full measurements. A heuristic procedure to find suboptimal master states with reduced computational burden is also proposed. proposed.

• 한국정밀공학회지
• /
• 제29권1호
• /
• pp.79-86
• /
• 2012

This paper proposes PID and RIC (Robust Internal-loop Compensator) based motion controller using dual learning algorithm for position control of linear synchronous motor respectively. Its gains are auto-tuned by using two learning algorithms, reinforcement learning and neural network. The feedback controller gains are tuned by reinforcement learning, and then the feedforward controller gains are tuned by neural network. Experiments prove the validity of dual learning algorithm. The RIC controller has better performance than does the PID-feedforward controller in reducing tracking error and disturbance rejection. Neural network shows its ability to decrease tracking error and to reject disturbance in the stop range of the target position and home.

• 전기학회논문지
• /
• 제59권12호
• /
• pp.2292-2297
• /
• 2010

To improve the performances of Sawyer motors and to regulate yaw rotation, various feedback control methods have been developed. Almost all of these methods require information on the position, velocity or full state of the motor. Therefore, in this paper, a nonlinear observer is designed to estimate the full state of the four forcers in a Sawyer motor. The proposed method estimates the full state using only positional feedback. Generally, Sawyer motors are operated within a yaw magnitude of several degrees; outside of this range, Sawyer motors step out. Therefore, this observer design assumes that the yaw is within ${\pm}90^\b{o}$. The convergence of the estimation error is proven using the Lyapunov method. The proposed observer guarantees that the estimation error globally exponentially converges to zero for all arbitrary initial conditions. Furthermore, since the proposed observer does not require any transformation, it may result in a reduction in the commutation delay. The simulation results show the performance of the proposed observer.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제54권5호
• /
• pp.217-221
• /
• 2005

A inductive voltage divider(IVD) is widely used as a ratio arm of precise impedance measurement bridges at low frequencies of audio frequency range and a well fabricated IVD has ratio error of $10^{-7}$ order without any calibration. Recently, the order of $10^{-8}$ of the best measurement uncertainty is needed for calibration and maintenance of impedance standards as national standards. In order to achieve that uncertainty, the IVD which is used for a ratio arm of precise impedance measurement bridge should be calibrated within the uncertain of order of $10^{-8}$ For this purpose, a ratio calibration bridge for IVDs has been developed. The measurement uncertainties of both inphase and quadrature of the bridge are analyzed less then $3{\times}10^{-8}$ respectively at 1 kHz and 25 V.

• 대한의용생체공학회:학술대회논문집
• /
• 대한의용생체공학회 1994년도 추계학술대회
• /
• pp.134-137
• /
• 1994

In this paper, we describe an approach to ECG data coding based on a fractal theory of iterated contractive transformations defined piecewise. The main characteristic of this approach is that it relies on the assumption that signal redundancy can be efficiently captured and exploited through piecewise self-transformability on a block-wise basis. The variable range size technique is employed to reduce the reconstruction error. Large ranges are used for encoding the smooth waveform to yield high compression efficiency, and the smaller ranges are used for encoding rapidly varying parts of the signal to preserve the signal quality. The suggested algorithm was evaluated using MIT/BIH arrhythmia database. A high compression ratio is achieved with a relatively low reconstruction error.

• 한국통신학회논문지
• /
• 제29권11B
• /
• pp.930-937
• /
• 2004

이 논문에서는 시간에 따라 채널 상태가 변화는 무선 채널 상에서 Markov 소스의 딜레이 성능을 분석하였다. 무선 링크의 양단에서 Selective-repeat (SR) ARQ 프로토콜을 사용한다고 가정했다. 이 논문에서는 대기 시간과 전송 및 재전송 시간 그리고 재 정렬 시간으로 구성된 단대단 평균 패킷 딜레이에 대한 근사화된 분석 방식을 제안하였다. 수치적인 분석과 시뮬레이tus 결과와의 분석을 통해서, 이 연구에서 제안한 분석 방식이 대부분의 경우 정확한 결과를 예측하고 있음을 증명하였다.