1 |
Pietro Andreani, Andrea Bonfanti, Luca Romano, and Carlo Samori, "Analysis and design of a 1.8- GHz CMOS LC quadrature VCO", IEEE J. of Solid- State Circuits, vol. 37, no. 12, Dec. 2002.
DOI
ScienceOn
|
2 |
P. Kinget, "Integrated GHz voltage controlled oscillators", in Analog Circuit Design, W. Sansen, J. Huijsing, and R. van de Plassche, Eds. Norwell, MA: Kluwer, 1999.
|
3 |
Geum-Young Tak et al., "A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications", IEEE J. Solid-State Circuits, vol. 40, pp. 1671-1679, Aug. 2005.
DOI
ScienceOn
|
4 |
Yen Ju The, Yuanjin Zheng, and Wooi Gan Yeoh, "A 0. CMOS 8-GHz quadrature VCO for UWB application", 2007 IEEE International Conference on Ultra-Wideband, pp. 636-641, Sep. 2007.
DOI
|
5 |
A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, "A 900 MHz CMOS LC-oscillator with quadrature outputs", IEEE ISSCC Tech. Dig., San Francisco, CA, pp. 392-393, Feb. 1996.
DOI
|
6 |
J. Crols, M. S. J. Steyaert, "Low-IF topologies for high-performance analog front ends of fully integrated receivers", IEEE Trans. Circuits Systems, II, vol. 45, pp. 269-282, Mar. 1998.
DOI
ScienceOn
|
7 |
J. P. Maligeorgos, J. R. Long, "A low-voltage 5.1-5.8-GHz image reject receiver with wide dynamic range", IEEE J. Solid-Stage Circuits, vol. 35, pp. 1917-1926, Dec. 2000.
DOI
ScienceOn
|
8 |
J. Crols, M. S. J. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology", IEEE J. Solid-State Circuits, vol. 30, pp. 1483-1492, Dec. 1995.
DOI
ScienceOn
|
9 |
J. -H. Chang, C. -K. Kim, "A symmetrical 6-GHz fully integrated cascode coupling CMOS LC quadrature VCO", IEEE Microw. Wireless Compon. Lett., vol. 15, no. 10, pp. 724-726, Oct. 2005.
DOI
ScienceOn
|