• Journal of Electrical Engineering and information Science
• /
• 제2권6호
• /
• pp.208-211
• /
• 1997

We have fabricated a single-electron-tunneling(SET) transistor with a dual gate geometry based on the SOI structure prepared by SIMOX wafers. The split-gate is the lower-gate is the lower-level gate and located ∼ 100${\AA}$ right above the inversion layer 2DEG active channel, which yields strong carrier confinement with fully controllable tunneling potential barrier. The transistor is operating at low temperatures and exhibits the single electron tunneling behavior through nano-size quantum dot. The Coulomb-Blockade oscillation is demonstrated at 15mK and its periodicity of 16.4mV in the upper-gate voltage corresponds to the formation of quantum dots with a capacity of 9.7aF. For non-linear transport regime, Coulomb-staircases are clearly observed up to four current steps in the range of 100mV drain-source bias. The I-V characteristics near the zero-bias displays typical Coulomb-gap due to one-electron charging effect.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
• /
• pp.139.2-139.2
• /
• 2016

Electrons and phonons in chalcogenide-based materials play are important factors in the performance of an optical data storage media and thermoelectric devices. However, the fundamental kinetics of carriers in chalcogenide materials remains controversial, and active debate continues over the mechanism responsible for carrier relaxation. In this study, we investigated ultrafast carrier dynamics in an multilayered $\{Sb(3{\AA})/Te(9{\AA})\}n$ thin film during the transition from the amorphous to the crystalline phase using optical pump terahertz probe spectroscopy (OPTP), which permits the relationship between structural phase transition and optical property transitions to be examined. Using THz-TDS, we demonstrated that optical conductance and carrier concentration change as a function of annealing temperature with a contact-free optical technique. Moreover, we observed that the topological surface state (TSS) affects the degree of enhancement of carrier lifetime, which is closely related to the degree of spin-orbit coupling (SOC). The combination of an optical technique and a proposed carrier relaxation mechanism provides a powerful tool for monitoring TSS and SOC. Consequently, the response of the amorphous phase is dominated by an electron-phonon coupling effect, while that of the crystalline structure is controlled by a Dirac surface state and SOC effects. These results are important for understanding the fundamental physics of phase change materials and for optimizing and designing materials with better performance in optoelectronic devices.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2015년도 제49회 하계 정기학술대회 초록집
• /
• pp.191.2-191.2
• /
• 2015

Details of carrier dynamics in self-assembled quantum dots (QDs) with a particular attention to nonradiative processes are not only interesting for fundamental physics, but it is also relevant to performance of optoelectronic devices and the exploitation of nanocrystals in practical applications. In general, the possible processes in such systems can be considered as radiative relaxation, carrier transfer between dots of different dimensions, Auger nonradiactive scattering, thermal escape from the dot, and trapping in surface and/or defects states. Authors of recent studies have proposed a mechanism for the carrier dynamics of time-resolved photoluminescence CdTe (a type II-VI QDs) systems. This mechanism involves the activation of phonons mediated by electron-phonon interactions. Confinement of both electrons and holes is strongly dependent on the thermal escape process, which can include multi-longitudinal optical phonon absorption resulting from carriers trapped in QD surface defects. Furthermore, the discrete quantized energies in the QD density of states (1S, 2S, 1P, etc.) arise mainly from ${\delta}$-functions in the QDs, which are related to different orbitals. Multiple discrete transitions between well separated energy states may play a critical role in carrier dynamics at low temperature when the thermal escape processes is not available. The decay time in QD structures slightly increases with temperature due to the redistribution of the QDs into discrete levels. Among II-VI QDs, wide-gap CdZnTe QD structures characterized by large excitonic binding energies are of great interest because of their potential use in optoelectronic devices that operate in the green spectral range. Furthermore, CdZnTe layers have emerged as excellent candidates for possible fabrication of ferroelectric non-volatile flash memory. In this study, we investigated the optical properties of CdZnTe/ZnTe QDs on Si substrate grown using molecular beam epitaxy. Time-resolved and temperature-dependent PL measurements were carried out in order to investigate the temperature-dependent carrier dynamics and the activation energy of CdZnTe/ZnTe QDs on Si substrate.

• 한국진공학회지
• /
• 제16권2호
• /
• pp.110-115
• /
• 2007

Atomic layer deposition(ALD)에 유도결합 플라즈마 소스를 채용하여 plasma enhanced ALD(PEALD)장치를 제작하고 플라즈마 발생 실험을 수행하였다. ALD와 PEALD를 이용하여 기판온도 $230^{\circ}C$에서 p-type Si(100)기판 위에 Co박막을 증착하였다. 이때, $Co_{2}(CO)_{6}$을 Co전구체로, 암모니아를 반응가스로, 아르곤을 캐리어(carrier) 및 퍼지(purge)가스로 사용하였다. 증착된 Co박막의 구성성분과 박막의 두께를 auger electron spectroscopy(AES)와 field emission scanning electron microscopy(FESEM)을 이용하여 분석하였다. ALD와 PEALD를 이용하여 증착된 Co박막에서 모두 불순물이 발견되었는데, PEALD의 경우 ALD에 비해 불순물의 양이 약 반으로 감소되었다. 암모니아 플라즈마가 Co전구체에 포함된 탄소와의 반응을 매우 효과적으로 유도하는 것으로 확인되었다.

• Current Photovoltaic Research
• /
• 제6권2호
• /
• pp.43-48
• /
• 2018

The traditional silicon heterojunction solar cells consist of intrinsic amorphous silicon to prevent recombination of the silicon surface and doped amorphous silicon to transport the photo-generated electrons and holes to the electrode. Back contact solar cells with silicon heterojunction exhibit very high open-circuit voltages, but the complexity of the process due to form the emitter and base at the backside must be addressed. In order to solve this problem, the structure, manufacturing method, and new materials enabling the carrier selective contact (CSC) solar cell capable of achieving high efficiency without using a complicated structure have recently been actively developed. CSC solar cells minimize carrier recombination on metal contacts and effectively transfer charge. The CSC structure allows very low levels of recombination current (eg, Jo < 9fA/cm2), thereby achieves high open-circuit voltage and high efficiency. This paper summarizes the core technology of CSC solar cell, which has been spotlighted as the next generation technology, and is aiming to speed up the research and development in this field.

• 전자공학회논문지
• /
• 제50권9호
• /
• pp.55-59
• /
• 2013

Sub-$0.1{\mu}m$로 스케일이 감소함에 따라 기생 저항 효과가 크게 발생되는 dc Ids 측정 데이터 없이 측정 S-파라미터로부터 얻어진 RF Ids를 사용하여 벌크 MOSFET의 포화영역에서 게이트 전압 종속 유효 캐리어 속도를 추출하는 새로운 방법이 개발되었다. 이 방법은 바이어스 종속 기생 게이트-소스 캐패시턴스와 유효 채널 길이의 복잡한 추출 없이 포화영역의 유효 캐리어 속도를 추출할 수 있게 한다. 이러한 RF 기술을 사용하여 벌크 포화 속도를 초과하는 전자 속도 overshoot 현상이 $0.065{\mu}m$ 게이트 길이의 벌크 N-MOSFET에서 관찰되었다.

• Journal of Information Display
• /
• 제4권2호
• /
• pp.19-24
• /
• 2003

In order to improve the device performances of organic electroluminescent devices (OELDs), the efficiency of carrier injections into the organic layers from electrodes and the balance of injected carrier densities in the emission region are critical factors. Especially, energy barriers, which exist at the interfaces between electrodes and organic layers, interrupt carrier injections, which lead to unbalanced carrier densities. In this study, ${\alpha}-septithiophene$ (${\alpha}$-7T), as a buffer layer, and composite cathode composed of Al and CsF were formed to improve hole and electron injections, respectively. The orientations of ${\alpha}$-7T molecules were adjusted using the simple rubbing method and the mass ratio of CsF was varied from 1 to 10 wt%. Upon investigation of we believe that the 3 wt% mass ratio of CsF and the horizontal orientation of ${\alpha}$-7T molecules are the optimized conditions for achieving better the performance of OELDs. Device with the horizontally oriented 20 nm thick ${\alpha}$-7T layer and composite cathode shows a turn-on voltage of 7V and luminance of 172 cd/$m^2$ at 4 mA/$cm^2$.

• 한국재료학회지
• /
• 제15권9호
• /
• pp.604-607
• /
• 2005

Dependence of the crystallinity, surface roughness, carrier concentration, carrier mobility, electrical resistivity and transmittance of Al-doped ZnO films deposited on glass substrates by RF-magnetron sputtering on effects of the ratio of the RF power for AlZnO to that for ZnO (R) have been investigated. X-ray diffraction spectra show strong preferred orientation along the c-axis. The full width at half maximum (FWHM) of the ZnO (002) peak decreases slightly as R increases in the range of R<1.0, whereas it increases substantially in the range of R>1.0. Scanning electron micrographs (SEM) show that the ZnO film surface becomes coarse as R increases. The carrier concentration and the carrier mobility in the ZnO thin film are maximal for R=1.5 and 1.0, respectively. The electrical resistivity is minimal for R=1.0 The transmittance of the ZnO:Al film tends to increase, but to decrease slightly in the range of R>0.5. It may be concluded that the optimum R value is 1.0, considering all these analysis results. The cause of the changes in the structure and physical properties of ZnO thin films with R are also discussed.

• 전자공학회논문지D
• /
• 제35D권11호
• /
• pp.62-69
• /
• 1998

Hot carrier 스트레스후의 RF-nMOSFET의 DC 및 RF 특성열화를 분석하기 위해 기존의 열화 모델을 적용하였다. 드레인전류 열화보다 차단주파수 열화가 심하였으며 RF-nMOSFET의 열화변화율 n과 열화변수 m은 기존의 bulk MOSFET의 것과 같았다. Multi-finger 게이트 소자에서 finger수가 많을수록 열화가 적게 된 것은 큰 소스/드레인의 저항과 포화전압에 의한 것임을 알 수 있었다. 스트레스의 후의 RF성능 저하는 g/sub m/과 C/sub gd/의 감소와 g/sub ds/의 증가에 의한 것임을 알 수 있었다. 기판전류를 측정하므로 RF소자의 DC 및 RF특성 열화를 예견할 수 있었다.

• 대한전자공학회논문지SD
• /
• 제40권10호
• /
• pp.32-38
• /
• 2003

SIMOX 웨이퍼를 사용하여 제작된 GAA 구조 SOI MOSFET의 열전자에 의한 소자열화를 측정·분석하였다. nMOSFET의 열화는 스트레스 게이트 전압이 문턱전압과 같을 때 최대가 되었는데 이는 낮은 게이트 전압에서 PBT 작용의 활성화로 충격이온화가 많이 되었기 때문이다. 소자의 열화는 충격이혼화로 생성된 열전자와 홀에의한 계면상태 생성이 주된 원인임을 degradation rate와 dynamic transconductance 측정으로부터 확인하였다. 그리고 pMOSFET의 열화의 원인은 DAHC 현상에서 생성된 열전자 주입에 의한 전자 트랩핑이 주된 것임을 스트레스 게이트 전압변화에 따른 드레인 전류 변화로부터 확인 할 수 있었다.