• Proceedings of the KIEE Conference
• /
• 대한전기학회 2002년도 합동 추계학술대회 논문집 정보 및 제어부문
• /
• pp.609-612
• /
• 2002

In this paper, a 12-bit 100-MHz CMOS current steering digital-to-analog converter is designed. In the D/A converter, a driver circuit using a dynamic latch is implemented to obtain low glitch and thermometer decoder is used for low DNL errors, guaranteed monotonicity, reduced stitching noise. And a threshold voltage-compensated current source. The D/A converter is designed with 0.35-$\mu m$ CMOS technology at 3.3 V power supply and simulated with HSPICE. The maximum power dissipation of the designed DAC is 143 mW.

• Journal of Institute of Control, Robotics and Systems
• /
• 제7권4호
• /
• pp.288-294
• /
• 2001

In this study, a new PWM method considering the actuation delay of high speed solenoid valves is proposed to improve the response characteristics of electro hydraulic servo systems controlled by high speed solenoid valves. In addition, the decision method for the system gain, the basic period of PWM, and the sampling time is proposed, Since the conventional system controlled by high speed solenoid valves is too slow to apply this method, a high speed driving circuit(Quick-Drive) which enables rapid switching of the high speed solenoid valve at a high speed sampling mode is applied to realize this method. The experimental result shows that it is possible to achieve precision and quiet control without occurrence of limit cycle and wide range dead band.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• 제22권1호
• /
• pp.12-20
• /
• 1997

Physical interconnect such as Printed Circuit Board(PCB) traces introduces new challenges for parameter extraction and delay calculation for high-speed system design. PCB traces are dominated by frequency dependent LC propagation which makes precharacterization difficult for all possible configurations. Moreover, simulating the transient behavior of the trace for noise and delay analysis requries the combined used of a variety of models and techniques for efficiently handling lossy, low-loss, frequency dependent, and coupled transmission lines together with lumped elements. In this paper we explain how the frequency dependence caused by ground plane proximity and skin effects can be modeled using the adstracted models. These abstracted (lumped) models are SPICE-compatible and can be simulated in time-domain, along with precharacterized lumped parasitic elements and nonlinear driver and load models.

• Journal of Korean Vacuum Science & Technology
• /
• 제3권1호
• /
• pp.85-89
• /
• 1999

FDE panel was successfully fabricated through the integration of a 0.7" diagonal Si-based Mo-tip FEA with 25${\times}$25 pixels, Y2O3:Eu or ZnO:Zn phosphor screen, and vacuum sealing through an exhausting glass tube, including a getter. The panel system was driven by an external driver circuit having pulse width modulation(PWM) driving scheme. Before character imaging, it was stabilized through tip aging by slowly increasing a pulse-mode emission current and phosphor aging by a coulombic charging process. After aging, luminescent characteristics such as emission uniformity, charging and arcing phenomena were shown to be improved significantly.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2000년도 제1회 학술대회 논문집
• /
• pp.153-154
• /
• 2000

Large size poly-Si TFT-LCDs have been fabricated using p-channel thin film transistors for notebook PC application. We have designed and implemented the data sampling circuit and gate drivers that operate with low power consumption and high reliability. The gate driver has a redundant structure. We have realized the uniform and excellent display quality comparable to that of CMOS module. The reliability of panel is investigated and discussed by measuring the bias stability of transistors.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.I
• /
• pp.289-292
• /
• 2005

New poly-Si TFTs have been proposed and fabricated in order to increases the output channel resistance ($r_o$). The counter-doped($p^+$) source is tied to the $n^+$ source and is extended into the channel region so that it employs the reverse bias depletion in the channel. As $V_{DS}$ is increased, the depletion width is increased and the effective channel width is reduced. Therefore, the output current saturates well and the $r_o$ is increased successfully. The proposed CMOS devices may improve the amplifier gain of data driver in active-matrix displays

• Proceedings of the KIEE Conference
• /
• 대한전기학회 1988년도 전기.전자공학 학술대회 논문집
• /
• pp.148-150
• /
• 1988

The output characteristics of VSI by transistor depend upon bias signal with drive circuit. As the CTI is one of the VSI, takes case PWM output voltage. This Inverter operation is based upon position and negative of sinusoldal PWM signal by carrier triangular wave and compared sine one. Besides, the Inverter operation system required digital signal for microprocessor, sampling method of Inverter driver signals study for get rid of generated signal is error. In the paper, the method of 3 level PWM signal for CTI was studied. This method of signals depend upon caculated switching position of natural sampling with $10^{-6}$ modulation error for time flowchart programs.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 한국전기전자재료학회 1996년도 추계학술대회 논문집
• /
• pp.353-356
• /
• 1996

Ultra-high-speed analog and digital ICs (integrated circuits) fur 10Gbit/sec optical communication systems have been designed, fabricated and analyzed in this research. These circuits, which are laser diode (LD) driver, pre-amplifier, automatic gain controlled (AGC) amplifier, limiting amplifier and decision circuit, have been implemented with AIGaAs/GaAs heterojunction bipolar transistors (HBTs). The optimized AIGaAs/GaAs HBTs for the 10Gbps circuits in this work showed the cutoff and maximum oscillation frequencies of 65㎓ and 53㎓, respectively. It is demonstrated in this paper that the 10Gbps optical communication system can be realized with the ICs designed and fabricated using AlGaAs/GaAs HBTs.

• Journal of the Korea Safety Management & Science
• /
• 제17권4호
• /
• pp.403-410
• /
• 2015

This study documents the 3-phase BLDC(Brushless DC) motor to improve conventional exhaust fan motor. Energy efficiency, noise, and air pollution reduction for the high-performance vibration of the BLDC motor has been used in many fields. It is necessary to achieve the information of rotor position for driving 3-phase type brushless DC motor. It is also necessary that the PWM control algorithm design for a MOSFET driver to control the motor speed control for each of three phases. BLDC motors for exhaust fan, we studied the controller and software. The control circuit and motor control program through which Exhaust fan up close and person can be used safely and protect the environment.

• Proceedings of the KIPE Conference
• /
• 전력전자학회 2008년도 하계학술대회 논문집
• /
• pp.283-285
• /
• 2008

본 논문은 조명용 LED 구동 장치를 위한 새로운 방식의 Two-stage LED 구동 회로를 제안한다. 제안된 회로는 PFC Flyback 회로의 다중 출력을 이용하여 LED 구동 회로에 사용된 소자의 내압 저하가 가능하고, 기존의 Two-stage LED 구동 회로에 비해 높은 효율을 갖는다. 제안된 회로는 Universal Input에서 25W 이상 조명 장치에 적용되는 IEC61000-3-2 Class C 규제를 만족하고, Digital Dimming을 사용하여 넓은 범위의 휘도 조절이 가능하다. 본 논문에서는 제안 회로의 동작 원리를 설명하고, 시뮬레이션 및 LED에 실제 적용 실험하여 제안 회로의 유용성을 입증하였다.