• Title/Summary/Keyword: digital signal process

Search Result 525, Processing Time 0.03 seconds

Implementation of 10 Gb/s 4-Channel VCSELs Driver Chip for Output Stabilization Based on Time Division Sensing Method (시분할 센싱 기법 기반의 출력 안정화를 위한 10 Gb/s 4채널 VCSELs 드라이버의 구현)

  • Yang, Choong-reol;Lee, Kang-yoon;Lee, Sang-soo;Jung, Whan-seok
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.7
    • /
    • pp.1347-1353
    • /
    • 2015
  • We implemented a 10 Gb/s 4-channel vertical cavity surface emission lasers (VCSEL) driver array in a $0.13{\mu}m$ CMOS process technology. To enhance high current resolution, power dissipation, and chip space area, digital APC/AMC with time division sensing technology is primarily adopted. The measured -3 dB frequency bandwidth is 9.2 GHz; the small signal gain is 10.5 dB; the current resolution is 0.01 mA/step, suitable for the wavelength operation up to 10 Gb/s over a wide temperature range. The proposed APC and AMC demonstrate 5 to 20 mA of bias current control and 5 to 20 mA of modulation current control. The whole chip consumes 371 mW of low power under the maximum modulation and bias currents. The active chip size is $3.71{\times}1.3mm^2$.

Implementation of a 4-Channerl ADPCM CODEC Using a DSP (DSP를 사용한 4채널용 ADPCM CODEC의 실시간 구현에 관한 연구)

  • Lee, Ui-Taek;Lee, Gang-Seok;Lee, Sang-Uk
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.22 no.5
    • /
    • pp.29-38
    • /
    • 1985
  • In this paper we have designed and implemented in real time a simple, efficient and flexible AOPCM cosec using a high speed digital processor, NEC 7720. For ADPCM system, we have used an instantaneous adaptive quantizer and a first-order fixed predictor. The software for NEC 7720 has been developed and it was found that the NEC 7720 was capable of performing the entire ADPCAt algorithm for 4 channels in real time as optimizing the program. Computer simulation has born made to investigate a computational accuracr of NEC 7720 and to de-termine necessary parameters for a ADPCM codec. Real telephone speech, RC-shaped Gaussian noise and 1004 Hz tone signal were used for simulation. In simulation, the parameters werc optimized from the computed SNR and the informal listening test. The developed software was tested in real time operation using a hardware emulator for NEC 7720. It took a maximum 23.25$\mu$s to encode one sample and 113.5$\mu$s, including all the necessary 1/0 operations, to encode 4 channels. In the case of decoding process, it took 24.75$\mu$s to decode one sample and 119.5$\mu$s to decode 4 channels.

  • PDF

An Adaptive Block Matching Algorithm Based on Temporal Correlations (시간적 상관성을 이용한 적응적 블록 정합 알고리즘)

  • Yoon, Hyo-Sun;Lee, Guee-Sang
    • The KIPS Transactions:PartB
    • /
    • v.9B no.2
    • /
    • pp.199-204
    • /
    • 2002
  • Since motion estimation and motion compensation methods remove the redundant data to employ the temporal redundancy in images, it plays an important role in digital video compression. Because of its high computational complexity, however, it is difficult to apply to high-resolution applications in real time environments. If we have information about the motion of an image block before the motion estimation, the location of a better starting point for the search of an exact motion vector can be determined to expedite the searching process. In this paper, we present an adaptive motion estimation approach bated on temporal correlations of consecutive image frames that defines the search pattern and determines the location of the initial search point adaptively. Through experiments, compared with DS(Diamond Search) algorithm, the proposed algorithm is about 0.1∼0.5(dB) better than DS in terms of PSNR(Peak Signal to Noise Ratio) and improves as high as 50% compared with DS in terms of average number of search point per motion vector estimation.

Performance of Neural Equalizers for DVD-ROM System (DVD-ROM 시스템에 적용한 신경망 등화기에 관한 성능)

  • Lee, Kyung-Goo;Choi, Soo-Yong;Ong, Sung-Hwan;You, Cheol-Woo;Hong, Dae-Sik
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.35S no.10
    • /
    • pp.135-143
    • /
    • 1998
  • Several equalizers are applied to the DVD-ROM(Digital Versatile Disc-Read Only Memory) system. Because imperfect writing process may cause nonlinear distortion in the reply signal, neural equalizers which have strong nonlinear mapping capability are applied to the system to compensate the nonlinear distortion. Experimental results to verify that the combination of decision-feedback type equalizers and modulation code is formidable are also given. The experimental results shwo that the SNR gain of the neural equalizers over the conventional equalizers becomes much as the nonlinearity in the channel increases. Furthermore, the decision-feedback type equalizers outperform the equalizers which have no decision-feedback in eliminating ISI(Intersymbol Interference) of random data sequence but there is no performance gain of the decision-feedback type equalizers over the equalizers without decision-feedback when these are applied to compensate the ISI of modulation-encoded data sequence.

  • PDF

A 500MSamples/s 6-Bit CMOS Folding and Interpolating AD Converter (500MSamples/s 6-비트 CMOS 폴딩-인터폴레이팅 아날로그-디지털 변환기)

  • Lee Don-Suep;Kwack Kae-Dal
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.7
    • /
    • pp.1442-1447
    • /
    • 2004
  • In this paper, a 6-Bit CMOS Folding and Interpolating AD Converter is presented. The converter is considered to be useful as an integrated part of a VLSI circuit handling both analog and digital signals as in the case of HDD or LAN applications. A built-in analog circuit for VLSI of a high-speed data communication requires a small chip area, low power consumption, and fast data processing. The proposed folding and interpolating AD Converter uses a very small number of comparators and interpolation resistors, which is achieved by cascading a couple of folders working in different principles. This reduced number of parts is a big advantage for a built-in AD converter design. The design is based on 0.25m double-poly 2 metal n-well CMOS process. In the simulation, with the applied 2.5V and a sampling frequency of 500MHz, the measurements are as follows: power consumption of 27mw, INL and DNL of $\pm$0.1LSB, $\pm$0.15LSB each, SNDR of 42dB with an input signal of 10MHz.

The Low Area 12-bit SAR ADC (저면적 12비트 연속 근사형 레지스터 아날로그-디지털 변환기)

  • Sung, Myeong-U;Choi, Geun-Ho;Kim, Shin-Gon;Rastegar, Habib;Tall, Abu Abdoulaye;Kurbanov, Murod;Choi, Seung-Woo;Pushpalatha, Chandrasekar;Ryu, Jee-Youl;Noh, Seok-Ho;Kil, Keun-Pil
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.861-862
    • /
    • 2015
  • In this paper we present a low area 12-bit SAR ADC (Successive Approximation Register Analog-to-Digital Converter). The proposed circuit is fabricated using Magnachip/SK Hynix 1-Poly 6-Metal $0.18-{\mu}m$ CMOS process, and it is powered by a 1.8-V supply. Total chip area is reduced by replacing the MIM capacitors with MOS capacitors instead of the capacitors consisting of overall part in chip area. The proposed circuit showed improved power dissipation of 1.9mW, and chip area of $0.45mm^2$ as compared to conventional research results at the power supply of 1.8V. The designed circuit also showed high SNDR (Signal-to-Noise Distortion Ratio) of 70.51dB, and excellent effective number of bits of 11.4bits.

  • PDF

Design md. Implementation of Image Decoder Based on Non--iterative Fractal Decoding Algorithm. (무반복 프랙탈 복호화 알고리즘 기반의 영상 복호화기의 설계 및 구현)

  • 김재철
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.3C
    • /
    • pp.296-306
    • /
    • 2003
  • In this paper, algorithm for non-iterative decoding method is proposed and fractal image decoder based on non-iterative fractal decoding algorithm used general purpose digital signal processors is designed and implemented. The algorithm is showed that the attractor image can be obtained analytically whe n the image is encoded using the fractal algorithm proposed by Monro and Dudbridge, in which the corresponding domain block for a range block is fifed. Using the analytical formulas, we can obtain the attractor image without iteration procedure. And we get general formulas of obtained analytical formulas. Computer simulation results for various test images show that we can increase the image decoding speed by more than five times when we use the analytical formulas compared to the previous iteration methods. The fractal image decoder contains two ADSP2181's and perform image decoding by three stage pipeline structure. The performance tests of the implemented decoder is elapsed 31.2ms/frame decoding speed for QCIF data when all the frames are decoded. The results enable us to process the real-time fractal decoding over 30 frames/sec.

Phase Tracking for Orthogonal Frequency Division Multiplexing Systems (직교 주파수 분할 다중화 시스템을 위한 위상 오차 추적)

  • Jeon, Tae-Hyun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.12 s.354
    • /
    • pp.61-67
    • /
    • 2006
  • This paper proposes the algorithm for tracking of the residual phase errors incurred by carrier frequency offset and sampling frequency offset in the orthogonal frequency division multiplexing (OFDM) systems which are suitable for high data rate wireless communications. In the OFDM systems the subcarriers which are orthogonal to each other are modulated by digital data and transmitted simultaneously. The carrier frequency offset causes degradation of signal to noise ratio(SNR) performance and interference between the adjacent subcarriers. The errors in the sampling timing caused by the sampling frequency difference between the transmitter and the receiver sides also cause a major performance degradation in the OFDM systems. The residual error tracking and compensation mechanism is essential in the OFDM system since the carrier and the sampling frequency offset cause the loss of orthogonality resulting in the system performance loss. This paper proposes the scheme where the channel gain and the payload data information are reflected in the residual error tracking process which results in the reduction of the estimation error and the tracking performance improvements under the frequency selective fading wireless channels.

The Development of a Precision BLDC Servo Position Controller for the Composite Smoke Bomb Rotational Driving System (복합연막탄 선회구동장치를 위한 정밀 BLDC 서보 위치 제어기 개발)

  • Koo, Bon-Min;Park, Moo-Yurl;Choi, Jung-Keyung;Choi, Sung-Jin
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.1
    • /
    • pp.951-954
    • /
    • 2005
  • This paper presents a study on the accuracy position Controller design for the Composite Smoke Bomb Rotational driving system using a BLDC servo motor. Function of Smoke Bomb is blind in the enermy's sight so that need to high response. The BLDC servo motor controller was designed with DSP(TMS320VC33), IGBT(Insulated Gate Bipolar. Transistor), IGBT gate driver and CPLD(EPM7128). This paper implements those control with vector control and MIN-MAX PWM. Vector control requires information about rotor positions, a resolver should be used to achieve that. The main controller is implemented with a TMS320VC33 high performance floating-point DSP(Digital Signal Process) and PWM Generator is embodied using EPM7128.

  • PDF

The Multi-layer Fabrication and Characteristic Performance for Dark Current Reduction of Mercury Iodide (Hgl2의 누설전류 저감을 위한 다층구조 제작 및 특성 평가)

  • Kim, Kyung-Jin;Park, Ji-Koon;Kang, Sang-Sik;Cha, Byung-Youl;Cho, Sung-Ho;Kim, Jin-Yung;Mun, Chi-Ung;Nam, Sang-Hee
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2005.07a
    • /
    • pp.388-389
    • /
    • 2005
  • In this paper, the electric properties of mercury Iodide multi-layer samples has been investigated. We measured and analyzed their performance parameters such as the X-ray sensitivity and dark-current for a mercury Iodide multi-layer X-ray detector with a dielectric layer. The digital X-ray image detector can be constructed by integrating photoconduction multi-layer that dielectric layer has characteristics of low dark-current, high X-ray sensitivity. However this process has found to have complexity on the performance of the sample. We have investigate dielectric layer that it substitute dielectric layer for HgO(Mercury Oxide). We have employed two approaches for producing the mercury Iodide sample : 1) Physical Vapor Deposition(PVD) and 2) Particle-In-Binder(PIB). In this paper fabricated by PIB Method with thicknesses ranging from approximately 180um to 240um and we could produce high-quality samples for each technique particular application. As results, the dielectric materials such as HgO between the dielectric layer and the top electrode may reduce the dark-current of the samples. Mercury Iodide multi-layer having HgO has characteristics of low dark-current, high X-ray sensitivity and simple processing. So we can acquired a enhanced signal to noise ratio. In this paper offer the method can reduce the dark-current in the X-ray detector.

  • PDF