Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지

A 500MSamples/s 6-Bit CMOS Folding and Interpolating AD Converter

500MSamples/s 6-비트 CMOS 폴딩-인터폴레이팅 아날로그-디지털 변환기

  • 이돈섭 (두원공과대학 소프트웨어개발과) ;
  • 곽계달 (한양대학교 전자전기컴퓨터공학부)
  • Published : 2004.11.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a 6-Bit CMOS Folding and Interpolating AD Converter is presented. The converter is considered to be useful as an integrated part of a VLSI circuit handling both analog and digital signals as in the case of HDD or LAN applications. A built-in analog circuit for VLSI of a high-speed data communication requires a small chip area, low power consumption, and fast data processing. The proposed folding and interpolating AD Converter uses a very small number of comparators and interpolation resistors, which is achieved by cascading a couple of folders working in different principles. This reduced number of parts is a big advantage for a built-in AD converter design. The design is based on 0.25m double-poly 2 metal n-well CMOS process. In the simulation, with the applied 2.5V and a sampling frequency of 500MHz, the measurements are as follows: power consumption of 27mw, INL and DNL of $\pm$0.1LSB, $\pm$0.15LSB each, SNDR of 42dB with an input signal of 10MHz.

본 논문에서는 HDD나 LAN 둥에 응용하기 위하여 아날로그 신호와 디지털 신호를 동시에 처리하는 VLSI의 내장용 회로로 사용하기에 적합한 CMOS 6-비트 폴딩-인터폴레이팅 AD 변환기를 설계하였다. 고속 데이터 통신에 사용하기 위하여 VLSI에 내장되는 아날로그 회로는 작은 칩의 크기와 적은 소비전력, 빠른 데이터 처리속도를 필요로 한다. 제안한 폴딩-인터폴레이팅 AD 변환기는 서로 다른 원리로 동작하는 2 개의 폴더를 캐스케이드로 결합하여 전압비교기와 인터폴레이션 저항의 개수를 현저히 줄일 수 있으므로 내장형 AD 변환기의 설계에 많은 장점을 제공한다 설계 공정은 0.25${\mu}m$ double-poly 2 metal n-well CMOS 공정을 사용하였다. 모의실험결과 2.5V 전원전압을 인가하고 500MHz의 샘플링 주파수에서 27mW의 전력을 소비하였으며 INL과 DNL은 각각 $\pm$0.lLSB, $\pm$0.15LSB이고 SNDR은 10MHz 입력신호에서 42dB로 측정되었다.

Keywords

References

  1. Michael P. Flynn and Ben Sheahan,'400-Msamp1e/s, 6-b CMOS Folding andInterpolating ADC,' IEEE J. of Solid-StatCircuits, vo1.33, no.12, pp. 1932-1938, Dec.1998 https://doi.org/10.1109/4.735533
  2. Iuri Mehr and Declan Dalton, 'A500-MSamples/s, 6-Bit Nyquist-Rate ADCfor Disk-Drive Read-Channel Applications,'IEEE J. of Solid-Stat Circuits, vo1.34, no.7,pp. 912-919, July. 1999 https://doi.org/10.1109/4.772405
  3. Rob E. J. Van de Grift and Rudy J. Van dePlassche, 'A Monolithic 8-Bit Video A/DConverter,' IEEE J. of Solid-State Circuits,vol. sc-19, no. 3, pp 376-377, June. 1984
  4. ROB E.J. Van de Grift, Ivo W.J.M. Rutten,and Martien Van der Veen, 'An 8-bit VideoADC Incorporating Folding andInterpolation Techniques,' IEEE J. ofSolid-State Circuits, vol. sc-22, no. 6, pp994-953, Dec. 1987
  5. Bram Nauta and Ardie G. W. Venes, 'A70-MS/s 110-mW 8-b CMOS Folding andInterpolating A/D Converter/' IEEE J. ofSolid-State Circuits, vol.SO, no.12, pp.1302-1308, Dec. 1995
  6. Johan van Valburg and Rudy J. van dePlassche, 'An 8-b 650-MHz Folding ADC',IEEE J. of Solid-State Circuits,' vo1.27,no.12, pp. 1662-1666, Dec. 1992 https://doi.org/10.1109/4.173091
  7. Ardie G.W. Venes, and Rudy J. van dePlassche, 'An 80-MHz, 80-mW, 8-b CMOSFolding A/D Converter with DistributedTrack-and-Hold Processing,' IEEE J. ofSolid-State Circuits, vol. 31, no. 12, pp.1846-1853, Dec. 1996 https://doi.org/10.1109/4.545804
  8. P.Vorenkamp, R. Roovers, 'A 12b 50MSamples/s Cascaded Folding andInterpolating ADC,' ISSCC97 Session8,pp.134-135,442, 1997