• 한국측량학회지
• /
• 제30권2호
• /
• pp.181-188
• /
• 2012

최근 항공측량분야에서 항측용 디지털카메라와 라이다 및 GPS/INS와 같은 센서들을 이용해 다양한 공간정보를 획득하고 있다. 또한 GPS/INS와 항측용 디지털카메라의 연계를 통한 Direct Georeferencing 기술이 널리 활용되고 있다. 하지만 여러 센서의 결합에 따른 센서검정(Sensor Calibration)을 실시해야 하는 문제점이 따른다. 특히, 통합센서의 Boresight Calibration은 GPS/INS 항공삼각측량 및 Direct-georeferencing을 사용하는 작업절차에서 중요한 요소이다. 이를 해결하기 위해 본 연구에서는 항공기용 센서의 검정을 위한 국가차원의 테스트베드를 세종시 부지에 설치하고 항공영상의 항공삼각측량에 의해 함께 사용되는 GPS와 INS 센서결합에 따른 정확한 검정을 수행하여 시스템 변수의 정의, 시스템적인 에러를 평가하고 Direct Georeferencing에 필요한 외부표정요소 직접결정을 위한 효율적인 방법의 조사와 통합된 센서의 정확도 평가를 수행하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2008년도 제39회 하계학술대회
• /
• pp.675-676
• /
• 2008

The computer based three phase power analysing system has been developed as a traveling standard for onsite power calibration. The system is utilized with digital-to-analog converts which were synchronized each other. Using digital signal processing technique the software has been developed to calculate power parameters. The calibration system is fully traceable to national standard system and, accuracy allows the calibration of industrial power measurement systems.

• 한국측량학회지
• /
• 제30권2호
• /
• pp.173-180
• /
• 2012

최근 비약적인 기술발전을 통해 8,000만 화소급 디지털 카메라가 등장했으며, 비측량용 디지털 카메라가 사진 측량 분야에서 다양하게 활용되고 있다. 본 연구에서는 항공사진과 지상기준점을 이용하여 렌즈 캘리브레이션을 수행하였다. 항공사진은 35mm 렌즈가 장착된 CMOS 2,110만 화소급 비측량용 디지털 카메라를 헬리콥터에 설치하여 취득하였고, 지상기준점은 1:1,000 도화원도에서 선점하였다. 그 결과 렌즈에 대한 초점거리, PPA, 방사왜곡계수를 계산할 수 있었다. 또한 렌즈 캘리브레이션 전후에 항공삼각측량을 수행하여 지상기준점의 평균제곱근오차와 최대 잔차를 비교하였으며, 캘리브레이션 후 정확도가 매우 큰 폭으로 향상됨을 알 수 있었다.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제10권6호
• /
• pp.2689-2708
• /
• 2016

Multi-camera systems which integrate two or more low-cost digital cameras are adopted to reach higher ground coverage and improve the base-height ratio in low altitude remote sensing. To guarantee accurate multi-camera integration, the geometric relationship among cameras must be determined through platform calibration techniques. This paper proposed a combined two-step platform calibration method. In the first step, the static platform calibration was conducted based on the stable relative orientation constraint and convergent conditions among cameras in static environments. In the second step, a dynamic platform self-calibration approach was proposed based on not only tie points but also straight lines in order to correct the small change of the relative relationship among cameras during dynamic flight. Experiments based on the proposed two-step platform calibration method were carried out with terrestrial and aerial images from a multi-camera system combined with four consumer-grade digital cameras onboard an unmanned aerial vehicle. The experimental results have shown that the proposed platform calibration approach is able to compensate the varied relative relationship during flight, acquiring the mosaicing accuracy of virtual images smaller than 0.5pixel. The proposed approach can be extended for calibrating other low-cost multi-camera system without rigorously mechanical structure.

• 전기학회논문지
• /
• 제59권5호
• /
• pp.1005-1009
• /
• 2010

This paper presents a digitally-controlled filter calibration technique for biquad RC filter using self oscillation. The biquad RC filter is converted to a fully-differential ring oscillator by changing its resistor connections, where the oscillation frequency reflects the cut-off frequency. The proposed calibration circuit measures the oscillation frequency by counting with a fixed higher-frequency clock and then tunes it to a desired frequency with a digital frequency-locked loop including a PI controller. Because the proposed circuit directly measures the cut-off frequency of the filter itself and calibrates it with the small area digital circuits, the area and the power consumption are much small compared with conventional works. When it is implemented in a 65nm CMOS process, the calibration circuit except the filter consumes the area of 80um X 50um and power consumption is 443uA at 1.2 V supply voltage.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권5호
• /
• pp.473-481
• /
• 2013

A fractional folding analog-to-digital converter (ADC) with a novel arithmetic digital encoding technique is discussed. In order to reduce the asymmetry errors of the boundary conditions for the conventional folding ADC, a structure using an odd number of folding blocks and fractional folding rate is proposed. To implement the fractional technique, a new arithmetic digital encoding technique composed of a memory and an adder is described. Further, the coding errors generated by device mismatching and other external factors are minimized, since an iterating offset self-calibration technique is adopted with a digital error correction logic. A prototype 8-bit 1GS/s ADC has been fabricated using an 1.2V 0.13 um 1-poly 6-metal CMOS process. The effective chip area is $2.1mm^2$(ADC core : $1.4mm^2$, calibration engine : $0.7mm^2$), and the power consumption is 88 mW. The measured SNDR is 46.22 dB at the conversion rate of 1 GS/s. Both values of INL and DNL are within 1 LSB.

• 대한디지털의료영상학회논문지
• /
• 제13권1호
• /
• pp.39-48
• /
• 2011

Uses a Tomographic scan image and Table Object Distance(TOD) price after measuring, uses accuracy and usability of blood vessel diameter(Vessel Diameter) measurement under comparison evaluating boil TOD Calibration. The patient who enforces Prosecuting Attorney abdomen Tomographic scan in the object the superior mesentery artery uses PACS View from abdomen fault image and from blood vessel diameter and the table measures the height until of the blood vessel. Uses Angio Catheter from Angiography(5 Fr.) and enforces is measured from PACS View the height until of the table which and the blood vessel at TOD Calibration price and the size of the superior mesentery artery inputs measures an superior mesentery artery building skill. Catheter Calibration input Agnio Catheter where uses in Angiography the size of the superior mesentery artery at Catheter Calibration price and they measure. Produced an accuracy from monitoring data and comparison evaluated. The statistical program used SPSS. TOD Calibration accuracy was 96.53%, standard deviation is 0.03829. Catheter Calibration accuracy of 92.91%, standard deviation is 0.05085. Represents a statistically significant difference(p = 0). According to age and gender was not statistically significant(p > 0.05). TOD Calibration correlation coefficient R-squared of 88.8%, Catheter Calibration of the R-squared is 75.5%. High accuracy of both methods. Through this study, CT images using the measured distance between the table and the Object, TOD Calibration accuracy higher than two Catheter Calibration was measured. TOD and Catheter Calibration represents a statistically significant difference(p = 0).

• 디지털산업정보학회논문지
• /
• 제9권4호
• /
• pp.51-57
• /
• 2013

Research on calibration of array antenna has become a hot spot in the area of signal processing and it is necessary to obtain the phase mismatch of each antenna channel. This paper presents a new calibration method for an array antenna system. In order to calibrate the phase mismatch of each antenna channel, we used primary synchronization signal (PSS) which exists in LTE downlink frame. Primary synchronization signal (PSS) is based on a Zadoff-Chu sequence which has a good correlation characteristic. By using correlation calculation, we can extract primary synchronization signal (PSS). After extracting primary synchronization signal (PSS), we use it to calibrate and reduce the phase errors of each antenna channel. In order to verify the new array antenna calibration algorithm which is proposed in this paper, we have simulated the proposed algorithm by using MATLAB. The array antenna system consists of two antenna elements. The phase mismatch of first antenna and second antenna is calculated accurately by proposed algorithm in the experiment test. Theory analysis and MATLAB simulation results are shown to verify the calibration algorithm.

• ETRI Journal
• /
• 제26권6호
• /
• pp.605-614
• /
• 2004

In this paper, we investigate array calibration algorithms to derive a further improved version for correcting antenna array errors and RF transceiver errors in CDMA smart antenna systems. The structure of a multi-channel RF transceiver with a digital calibration apparatus and its calibration techniques are presented, where we propose a new RF receiver calibration scheme to minimize interference of the calibration signal on the user signals. The calibration signal is injected into a multi-channel receiver through a calibration signal injector whose array response vector is controlled in order to have a low correlation with the antenna response vector of the receive signals. We suggest a model-based antenna array calibration to remove the antenna array errors including mutual coupling errors or to predict the element patterns from the array manifold measured at a small number of angles. Computer simulations and experiment results are shown to verify the calibration algorithms.

• 한국산업정보학회논문지
• /
• 제20권1호
• /
• pp.1-7
• /
• 2015

In this paper, a 12-bit high resolution, power and area efficiency hybrid digital pulse width modulator (DPWM) with process and temperature (PT) calibration has been proposed for digital controlled DC-DC converters. The hybrid structure of DPWM combines a 6-bit differential tapped delay line ring-mux digital-to-time converter (DTC) schema and a 6-bit counter-comparator DTC schema, resulting in a power and area saving solution. Furthermore, since the 6-bit differential delay line ring oscillator serves as the clock to the high 6-bit counter-comparator DTC, a high frequency clock is eliminated, and the power is significantly saved. In order to have a simple delay cell and flexible delay time controllability, a voltage controlled inverter is adopted to build the deferential delay cell, which allows fine-tuning of the delay time. The PT calibration circuit is composed of process and temperature monitors, two 2-bit flash ADCs and a lookup table. The monitor circuits sense the PT (Process and Temperature) variations, and the flash ADC converts the data into a digital code. The complete circuits design has been verified under different corners of CMOS 0.18um process technology node.