JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

An 8-b 1GS/s Fractional Folding CMOS Analog-to-Digital Converter with an Arithmetic Digital Encoding Technique

  • Received : 2013.05.05
  • Accepted : 2013.08.09
  • Published : 2013.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

A fractional folding analog-to-digital converter (ADC) with a novel arithmetic digital encoding technique is discussed. In order to reduce the asymmetry errors of the boundary conditions for the conventional folding ADC, a structure using an odd number of folding blocks and fractional folding rate is proposed. To implement the fractional technique, a new arithmetic digital encoding technique composed of a memory and an adder is described. Further, the coding errors generated by device mismatching and other external factors are minimized, since an iterating offset self-calibration technique is adopted with a digital error correction logic. A prototype 8-bit 1GS/s ADC has been fabricated using an 1.2V 0.13 um 1-poly 6-metal CMOS process. The effective chip area is $2.1mm^2$(ADC core : $1.4mm^2$, calibration engine : $0.7mm^2$), and the power consumption is 88 mW. The measured SNDR is 46.22 dB at the conversion rate of 1 GS/s. Both values of INL and DNL are within 1 LSB.

Keywords

References

  1. Xicheng Jiang and Mau-Chung Frank Chang, "A 1- GHz Signal Bandwidth 6-bit CMOS ADC With Power- Efficient Averaging," IEEE Journal of Solid-State Circuits, Vol. 40, No. 2, pp. 532-535, Feb. 2005. https://doi.org/10.1109/JSSC.2004.841033
  2. Simon M. Louwsma, A. J. M. van Tuijl, et al., "A 1.35GS/s, 10b, 175mW Time-Interleaved AD Converter in 0.13um CMOS" IEEE Journal of Solid-State Circuits, Vol 43, No. 4, pp. 778-786, April. 2008. https://doi.org/10.1109/JSSC.2008.917427
  3. Klaas Bult and Aaron Buchwald, "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2", IEEE Journal of Solid-State Circuits, Vol. 32, No. 12, pp. 1887-1895 Dec. 1997. https://doi.org/10.1109/4.643647
  4. Alireza Razzaghi, Sai-Wang Tam, et al., "A singlechannel 10b 1GS/s ADC with 1-cycle Latency using Pipelined Cascaded Folding" IEEE Bipolar/BiCMOS circuits and Technology Meeting, pp. 265-268, Oct. 2008.
  5. Robert C. Taft, Chris A. Menkus, et al., "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency", IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, pp. 2107-2115, Dec. 2004. https://doi.org/10.1109/JSSC.2004.836242
  6. Joongwon Jun, Daeyun Kim, et al., "A 10-b 500 MS/s CMOS Folding A/D Converter with a Hybrid Calibration and a Novel Digital Error Correction Logic", Journal of Semiconductor Technology and Science, Vol. 12, No.1, pp.1-9, March. 2012. https://doi.org/10.5573/JSTS.2012.12.1.1
  7. Myung-Jun Choe, Band-Sup Song, et al., "An 8-b 100-MSample/s CMOS Pipelined Folding ADC," IEEE Journal of Solid-State Circuits, Vol. 36, No. 2, pp. 184-194, Feb. 2001. https://doi.org/10.1109/4.902759
  8. Zheng-Yu Wang, Hui Pan, et al., "A 600MSPS 8- bit Folding ADC in 0.18um CMOS," IEEE Symposium on VLSI Circuit Dig. Tech. Papaers, pp. 424-427, June. 2004.
  9. Kiyoshi Makigawa, Koichi Ono, et al., "A 7bit 800Msps 120mW folding and Interpolation ADC Using a Mixed-Averaging Schme," IEEE Symposium on VLSI Circuit Dig. Tech. Papaers, pp. 138-139, June. 2006.
  10. Daeyun Kim and Minkyu Song, "A 65nm 1.2V 7- bit 1GSPS Folding-Interpolation A/D Converter with a Digitally Self-Calibrated Vector Generator", IEICE Transactions on Electronics, Vol. E94-C, No.7, pp.1199-1205, July. 2011. https://doi.org/10.1587/transele.E94.C.1199
  11. Chun-Ying Chen, Michael Q. Le et al., "A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration," IEEE Journal of Solid-State Circuits, Vol.44, No. 4, pp. 1041-1046, April. 2009. https://doi.org/10.1109/JSSC.2009.2014701
  12. Robert C. Taft, Pier Andrea Francese, et al., "A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified- Folding- Interpolating ADC With 9.1 ENOB at Nyquist Frequency," IEEE Journal of Solid-State Circuits, Vol. 44, No. 12, pp. 2107-2115, Dec. 2009.
  13. Mingshuo Wang, Tao Lin, et al., "A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and interpolating ADC," IEEE International Midwest Symposium on Circuits and Systems, pp. 274-277, Aug. 2012.
  14. Hairong Yu and Mau-Chung Frank Chang, " A 1-V 1.25-GS/S 8-Bit Self-Calibrated Flash ADC in 90- nm Digital CMOS," IEEE Transactions on Circuits and Systems II : Express Briefs, Vol. 55, No.7, pp. 668-672, July. 2008. https://doi.org/10.1109/TCSII.2008.921596

Cited by

  1. A 45 nm 9-bit 1 GS/s High Precision CMOS Folding A/D Converter with an Odd Number of Folding Blocks vol.14, pp.4, 2014, https://doi.org/10.5573/JSTS.2014.14.4.376