• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2006년도 6th International Meeting on Information Display
• /
• pp.375-378
• /
• 2006

Characteristics of doped MgO layer deposited under hydrogen atmosphere were investigated. Hydrogen gas was introduced during e-beam evaporation of doped MgO and its effects on microstructure, cathodoluminescence, discharge voltages and effective yield of secondary electron emission were examined. The results indicated that the hydrogen influences and doped impurities the concentration and energy levels of defects in MgO layer and that affects the luminance efficiency and discharge delays of the panels significantly.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2015년도 제49회 하계 정기학술대회 초록집
• /
• pp.109.2-109.2
• /
• 2015

Graphene, as a single layer of $sp^2$-bonded carbon atoms packed into a 2D honeycomb crystal lattice, has attracted much attention due to its outstanding properties such as high carrier mobility, chemical stability, and optical transparency. In order to synthesize high quality graphene, transition metals, such as nickel and copper, have been widely employed as catalysts, which need transfer to desired substrates for various applications. However, the transfer steps inevitably induce defects, impurities, wrinkles, and cracks of graphene. Here, we report a facile transfer-free graphene synthesis method through nickel and carbon co-deposited layer, which does not require separately deposited catalytic nickel and carbon source layers. The 100 nm NiC layer was deposited on the top of $SiO_2/Si$ substrates by nickel and carbon co-deposition. When the sample was annealed at $1000^{\circ}C$, the carbon atoms diffused through the NiC layer and deposited on both sides of the layer to form graphene upon cooling. The remained NiC layer was removed by using nickel etchant, and graphene was then directly obtained on $SiO_2/Si$ without any transfer process. Raman spectroscopy was carried out to confirm the quality of resulted graphene layer. Raman spectra revealed that the resulted graphene was at high quality with low degree of $sp^3$-type structural defects. Furthermore, the Raman analysis results also demonstrated that gas flow ratio (Ar : $CH_4$) during the NiC deposition and annealing temperature significantly influence not only the number of graphene layers but also structural defects. This facile non-transfer process would consequently facilitate the future graphene research and industrial applications.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.178-178
• /
• 2010

With the scaling down of ULSI(Ultra Large Scale Integration) circuit of CMOS(Complementary Metal Oxide Semiconductor)based electronic devices, the electronic devices become more faster and smaller size that are promising field of semiconductor market. However, very narrow line width has some disadvantages. For example, because of narrow line width, deposition of conformal and thin barrier is difficult. Besides, proportion of barrier width is large, thus resistance is high. Conventional PVD(Physical Vapor Deposition) thin films are not able to gain a good quality and conformal layer. Hence, in order to get over these side effects, deposition of thin layer used of ALD(Atomic Layer Deposition) is important factor. Furthermore, it is essential that copper atomic diffusion into dielectric layer such as silicon oxide and hafnium oxide. If copper line is not surrounded by diffusion barrier, it cause the leakage current and devices degradation. There are some possible methods for improving the these secondary effects. In this study, TaNx, is used of Tertiarybutylimido tris (ethylamethlamino) tantalum (TBITEMAT), was deposited on the 24nm sized trench silicon oxide/silicon bi-layer substrate with good step coverage and high quality film using plasma enhanced atomic layer deposition (PEALD). And then copper was deposited on TaNx barrier using same deposition method. The thickness of TaNx was 4~5 nm. TaNx film was deposited the condition of under $300^{\circ}C$ and copper deposition temperature was under $120^{\circ}C$, and feeding time of TaNx and copper were 5 seconds and 5 seconds, relatively. Purge time of TaNx and copper films were 10 seconds and 6 seconds, relatively. XRD, TEM, AFM, I-V measurement(for testing leakage current and stability) were used to analyze this work. With this work, thin barrier layer(4~5nm) with deposited PEALD has good step coverage and good thermal stability. So the barrier properties of PEALD TaNx film are desirable for copper interconnection.

• Corrosion Science and Technology
• /
• 제2권3호
• /
• pp.141-147
• /
• 2003

Sputter-deposited Nb-Al-Cr alloys. $3-5{\mu}m$ thick, have been prepared on quartz substrates as oxidation-and sulfidation-resistant materials at high temperatures. The oxidation or the alloys in the $Ar-O_2$ atmosphere of an oxygen partial pressure of 20 kPa follows approximately the parabolic rate law, thus being diffusion controlled. Their oxidation rates are almost the same as or even lower than those ofthc typical chromia-forming alloys. The multi-lavered oxide scales are formed on the ternary alloys. The outermost layer is composed of $Cr_2O_3$, which is"mainly responsible for the high oxidation'resistance of these alloys. In contrast to sputter-deposited Cr-Nb binary alloys reported previously, the inner layer is not porous. TEM observation as well as EDX analysis indicates that the innermost layer is a mixture of $Al_2O_3$ and niobium oxide. The dispersion of $Al_2O_3$ in niobium oxide may be attributable to the prevention of the formation of the porous oxide layer. The sulfidation rates of the present ternary alloys arc higher than those of the sputter-deposited Nb-AI binary alloys, but still several orders of magnitude lower than those of conventional high temperature alloys. Two-layered sulfide scales are formed, consisting of an outer $Al_2S_3$ layer containing chromium and an inner layer composed of $NbS_2$ and a small amount of $Cr_2S_3$. The presence of $Cr_2S_3$ in the inner protective $NbS_2$ layer may be attributed to the increase in the sulfidation rates.

• The Korean Journal of Ceramics
• /
• 제3권3호
• /
• pp.163-168
• /
• 1997

Most of heteroepitaxial $\beta$-SiC thin films have been successfully grown on Si(100) adapting a carburizing process, by which a few atomic layers of substrate surface is chemically converted to very thin SiC layer using hydrocarbon gas sources. Using an organo-silicon precursor, bis-trimethylsilymethane (BTMSM, [$C_7H_{20}Si_2$]), heteropitaxial $\beta$-SiC thin films were successfully grown directy on Si substrate without a carburized buffer layer. The defect density of the $\beta$-SiC thin films deposited without a carburized layer was as low as that of $\beta$-SiC films deposited on carburized buffer layer. In addition, void density was also reduced by the formation of self-buffer layer using BTMSM instead of carburized buffer layer. It seems to be mainly due to the characteristic bonding structure of BTMSM, in which Si-C was bonded alternately and tetrahedrally (SiC$_4$).

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.421-422
• /
• 2008

The electrical properties of OLEDs was investigated by the various cathode layer. It was measured by IVL for electrical properties and optical properties by EL spectrum. The structure of OLEDs was ITO/TPD(400$\AA$)/$Alq_3$(600$\AA$)/LiF(5$\AA$)/various cathode layer. The threshold voltage was increased by the deposited Au layer. The luminance was decreased by deposited Au layer.

• 한국결정성장학회지
• /
• 제30권1호
• /
• pp.1-6
• /
• 2020

본 연구에서는 패턴화된 사파이어 기판 위에 HVPE(Hydride Vapor Phase Epitaxy System) 법에 의해 50 nm 두께의 AlN thin film을 증착한 뒤, 에피층 구조가 MO CVD에서 성장되었다. AlN 버퍼층 박막의 표면형상이 SEM, AFM에 의해서, 에피층 구조의 GaN 박막의 결정성은 X-선 rocking curve에 의해 분석되었다. 패턴화된 사파이어 기판 위에 증착된 GaN 박막은, 사파이어 기판 위에 증착된 GaN 박막의 경우보다 XRD 피크 세기가 다소 높은 결과를 나타냈다. AFM 표면 형상에서 사파이어 기판 위에 AlN 박막이 증착된 경우, GaN 에피층 박막의 p-side 쪽의 v-pit 밀도가 상대적으로 낮았으며, 결함밀도가 낮게 관찰되었다. 또한, AlN 버퍼층이 증착된 에피층 구조는 AlN 박막이 없는 에피층의 광출력에 비해 높은 값을 나타냈다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 하계학술대회 논문집
• /
• pp.456-456
• /
• 2009

Boron doping on an n-type Si wafer is requisite process for IBC (Interdigitated Back Contact) solar cells. Fiber laser annealing is one of boron doping methods. For the boron doping, uniformly coated or deposited film is highly required. Plasma enhanced chemical vapor deposition (PECVD) method provides a uniform dopant film or layer which can facilitate doping. Because amorphous silicon layer absorption range for the wavelength of fiber laser does not match well for the direct annealing. In this study, to enhance thermal affection on the existing p-a-Si:H layer, a ${\mu}c$-Si:H intrinsic layer was deposited on the p-a-Si:H layer additionally by PECVD. To improve heat transfer rate to the amorphous silicon layer, and as heating both sides and protecting boron eliminating from the amorphous silicon layer. For p-a-Si:H layer with the ratio of $SiH_4$ : $B_2H_6$ : $H_2$ = 30 : 30 : 120, at $200^{\circ}C$, 50 W, 0.2 Torr for 30 minutes, and for ${\mu}c$-Si:H intrinsic layer, $SiH_4$ : $H_2$ = 10 : 300, at $200^{\circ}C$, 30 W, 0.5 Torr for 60 minutes, 2 cm $\times$ 2 cm size wafers were used. In consequence of comparing the results of lifetime measurement and sheet resistance relation, the laser condition set of 20 ~ 27 % of power, 150 ~ 160 kHz, 20 ~ 50 mm/s of marking speed, and $10\;{\sim}\;50 {\mu}m$ spacing with continuous wave mode of scanner lens showed the correlation between lifetime and sheet resistance as $100\;{\Omega}/sq$ and $11.8\;{\mu}s$ vs. $17\;{\Omega}/sq$ and $8.2\;{\mu}s$. Comparing to the singly deposited p-a-Si:H layer case, the additional ${\mu}c$-Si:H layer for doping resulted in no trade-offs, but showed slight improvement of both lifetime and sheet resistance, however sheet resistance might be confined by the additional intrinsic layer. This might come from the ineffective crystallization of amorphous silicon layer. For the additional layer case, lifetime and sheet resistance were measured as $84.8\;{\Omega}/sq$ and $11.09\;{\mu}s$ vs. $79.8\;{\Omega}/sq$ and $11.93\;{\mu}s$. The co-existence of $n^+$layeronthesamesurfaceandeliminating the laser damage should be taken into account for an IBC solar cell structure. Heavily doped uniform boron layer by fiber laser brings not only basic and essential conditions for the beginning step of IBC solar cell fabrication processes, but also the controllable doping concentration and depth that can be established according to the deposition conditions of layers.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.255-255
• /
• 2010

Recently, nonvolatile memories (NVM) of various types have been researched to improve the electrical performance such as program/erase voltages, speed and retention times. Also, the charge trap memory is a strong candidate to realize the ultra dense 20-nm scale NVM. Furthermore, the high charge efficiency and the thermal stability of SiC nanocrystals NVM with single $SiO_2$ tunnel barrier have been reported. [1-2] In this study, the SiC charge trap NVM was fabricated and electrical properties were characterized. The 100-nm thick Poly-Si layer was deposited to confined source/drain region by using low-pressure chemical vapor deposition (LP-CVD). After etching and lithography process for fabricate the gate region, the $Si_3N_4/SiO_2/Si_3N_4$ (NON) and $SiO_2/Si_3N_4/SiO_2$ (ONO) barrier engineered tunnel layer were deposited by using LP-CVD. The equivalent oxide thickness of NON and ONO tunnel layer are 5.2 nm and 5.6 nm, respectively. By using ultra-high vacuum magnetron sputtering with base pressure 3x10-10 Torr, the 2-nm SiC and 20-nm $SiO_2$ were successively deposited on ONO and NON tunnel layers. Finally, after deposited 200-nm thick Al layer, the source, drain and gate areas were defined by using reactive-ion etching and photolithography. The lengths of squire gate are $2\;{\mu}m$, $5\;{\mu}m$ and $10\;{\mu}m$. The electrical properties of devices were measured by using a HP 4156A precision semiconductor parameter analyzer, E4980A LCR capacitor meter and an Agilent 81104A pulse pattern generator system. The electrical characteristics such as the memory effect, program/erase speeds, operation voltages, and retention time of SiC charge trap memory device with barrier engineered tunnel layer will be discussed.

• ETRI Journal
• /
• 제27권5호
• /
• pp.545-550
• /
• 2005

We have carried out the fabrications of a barrier layer on a polyethersulfon (PES) film and organic light emitting diode (OLED) based on a plastic substrate by means of atomic layer deposition (ALD). Simultaneous deposition of 30 nm $AlO_x$ film on both sides of the PES film gave a water vapor transition rate (WVTR) of $0.062 g/m^2/day (@38^{\circ}C,\;100%\;R.H.)$. Further, the double layer of 200 nm $SiN_x$ film deposited by plasma enhanced chemical vapor deposition (PECVD) and 20 nm $AlO_x$ film by ALD resulted in a WVTR value lower than the detection limit of MOCON. We have investigated the OLED encapsulation performance of the double layer using the OLED structure of ITO / MTDATA (20 nm) / NPD (40 nm) / AlQ (60 nm) / LiF (1 nm) / Al (75 nm) on a plastic substrate. The preliminary life time to reach 91% of the initial luminance $(1300 cd/m^2)$ was 260 hours for the OLED encapsulated with 100 nm of PECVD-deposited $SiN_x$ and 30 nm of ALD-deposited $AlO_x$.