• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.02a
• /
• pp.134-134
• /
• 2011

High-k dielectric materials such as $HfO_2$, $ZrO_2$ and $Al_2O_3$ increase gate capacitance and reduce gate leakage current in MOSFET structures. This behavior suggests that high-k materials will be promise candidates to substitute as a tunnel barrier. Furthermore, stack structure of low-k and high-k tunnel barrier named variable oxide thickness (VARIOT) is more efficient.[1] In this study, we fabricated the $WSi_2$ nanocrystals nonvolatile memory device with $SiO_2/HfO_2/Al_2O_3$ tunnel layer. The $WSi_2$ nano-floating gate capacitors were fabricated on p-type Si (100) wafers. After wafer cleaning, the phosphorus in-situ doped poly-Si layer with a thickness of 100 nm was deposited on isolated active region to confine source and drain. Then, on the gate region defined by using reactive ion etching, the barrier engineered multi-stack tunnel layers of $SiO_2/HfO_2/Al_2O_3$ (2 nm/1 nm/3 nm) were deposited the gate region on Si substrate by using atomic layer deposition. To fabricate $WSi_2$ nanocrystals, the ultrathin $WSi_2$ film with a thickness of 3-4 nm was deposited on the multi-stack tunnel layer by using direct current magnetron sputtering system [2]. Subsequently, the first post annealing process was carried out at $900^{\circ}C$ for 1 min by using rapid thermal annealing system in nitrogen gas ambient. The 15-nm-thick $SiO_2$ control layer was deposited by using ultra-high vacuum magnetron sputtering. For $SiO_2$ layer density, the second post annealing process was carried out at $900^{\circ}C$ for 30 seconds by using rapid thermal annealing system in nitrogen gas ambient. The aluminum gate electrodes of 200-nm thickness were formed by thermal evaporation. The electrical properties of devices were measured by using a HP 4156A precision semiconductor parameter analyzer with HP 41501A pulse generator, an Agillent 81104A 80MHz pulse/pattern generator and an Agillent E5250A low leakage switch mainframe. We will discuss the electrical properties for application next generation non-volatile memory device.

• Journal of the Korean Ceramic Society
• /
• v.40 no.2
• /
• pp.198-205
• /
• 2003

$Ba_{0.66}Sr_{0.34}TiO_3$ thin films and seed-layers were deposited on $Pt/Ti/SiO_2/Si$substrate by R.F. magnetron sputtering method. Effects of various substrate temperature conditions on electrical properties (such as capacitance and leakage current) of BST thin films were studied. The effect of seed-layer was also studied. When seed-layer was inserted between BST and Pt, the crystallization of the BST thin films was considerably improved and the processing temperature was lowered. Compared to the pure BST thin films, dielectric constant, dielectric loss, and leakage current of BST thin films deposited on the seed-layer were considerably improved. It could be revealed that electrical properties are influenced by the substrate temperatures of BST thin films and are enhanced by the seed-layer.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.365-368
• /
• 2002

We investigated the influence of RTP annealing of multi-layered metal films deposited on oxides layer. Two types of oxides, BPSG and P-7205, were used as a bottom layer under multi-layered metal film. The bonding was not good in metal/BPSG/Si samples because adhesion between metal layer and BPSG oxide layer was poor by interfacial reaction during RTP annealing above 650$^{\circ}C$. On the other hand bonding was always good in metal/ P-TEOS /Si samples regardless of annealing temperature. We observed the interface between oxide and metal layers using AES and TEM. The phosphorus and oxygen profile in interface between metal and oxide layers were different in metal/BPSG/Si and metal/P-TEOS/Si samples. We have known that the properties of interface was improved in metal/BPSG/Si samples when the sample was annealed below 650$^{\circ}C$.

• Korean Journal of Materials Research
• /
• v.27 no.8
• /
• pp.403-408
• /
• 2017

We investigated the effect of ZnO buffer layer on the formation of ZnO thin film by ultrasonic assisted spray pyrolysis deposition. ZnO buffer layer was formed by wet solution method, which was repeated several times. Structural and optical properties of the ZnO thin films deposited on the ZnO buffer layers with various cycles and at various temperatures were investigated by field-emission scanning electron microscopy, X-ray diffraction, and photoluminescence spectrum analysis. The structural investigations showed that three-dimensional island shaped ZnO was formed on the bare Si substrate without buffer layers, while two-dimensional ZnO thin film was deposited on the ZnO buffer layers. In addition, structural and optical investigations showed that the crystalline quality of ZnO thin film was improved by introducing the buffer layers. This improvement was attributed to the modulation of the surface energy of the Si surface by the ZnO buffer layer, which finally resulted in a modification of the growth mode from three to two-dimensional.

• Journal of the Korean Society for Heat Treatment
• /
• v.30 no.4
• /
• pp.151-155
• /
• 2017

The ZTO single layer and ZTO/Ag/ZTO tri-layer films were deposited on glass substrates by using the radio frequency (RF) and direct current (DC) magnetron sputtering and then rapid thermal annealed (RTA) in a low pressure condition for 10 minutes at 150 and $300^{\circ}C$, respectively. As deposited tri-layer films show the 81.7% of visible transmittance and $4.88{\times}10^{-5}{\Omega}cm$ of electrical resistivity, while the films annealed at $300^{\circ}C$ show the increased visible transmittance of 82.8%. The electrical resistivity also decreased as low as $3.64{\times}10^{-5}{\Omega}cm$. From the observed results, it is concluded that rapid thermal annealing (RTA) is an attractive post-deposition process to optimize the opto-elecrtical properties of ZTO/Ag/ZTO tri-layer films for the various display applications.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2006.11a
• /
• pp.309-310
• /
• 2006

We studied dielectric properties of OLEDs(Organic Light-emitting Diodes) depending on applied voltage (AC) of PTFE(Polytetrafluoroethylene), material of hole injection layer in structure of ITO/hole injection layer (PTFE)/emitting layer, Alq3(Tris(8-hydroxyquinolibe) Alumin)/Al. PTFE is deposited 2 [nm] as rate of 0.2~03 [${\AA}/s$] and $Alq_3$ is deposited 100 [nm] as rate of 1.3~1.5 [${\AA}/s$] m high vacuum ($5{\times}10^{-6}$[torr]). In result of these studies, we can know dielectric properties of OLEDs. Impedance is decreased depending on applied voltage variation, dielectric loss showed peak in specified voltage and showed cole-cole plot of a specimen.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.7
• /
• pp.432-436
• /
• 2017

IZO transistors with $Al_2O_3$ as gate dielectrics have been investigated. To improve permittivity in an ambient dielectric layer, we grew $Al_2O_3$ by atomic layer deposition directly onto the substrates. Then, we prepared IZO semiconductor solutions with 0.1 M indium nitrate hydrate [$In(NO_3)_3{\cdot}xH_2O$] and 0.1 M zinc acetate dehydrate [$Zn(CH_3COO)_2{\cdot}2H_2O$] as precursor solutions; the IZO solution made with a molar ratio of 7:3 was then prepared. It has been found that these oxide transistors exhibit low operating voltage, good turn-on voltage, and an average field-effect mobility of $0.90cm^2/Vs$ in ambient conditions. Studies of low-voltage driving of IZO transistors with atomic layer-deposited high-k $Al_2O_3$ as gate dielectric provide data of relevance for the potential use of these materials and this technology in transparent display devices and displays.

• Journal of the Korean Vacuum Society
• /
• v.17 no.3
• /
• pp.211-214
• /
• 2008

GaN-based light-emitting diodes (LEDs) of a 405 nm wavelength have been fabricated on a sapphire substrate by metal organic chemical vapor deposition (MOCVD). In order to reflect the photons, which are generated in the InGaN active region and emitted to the backside, to the front surface, a reflection layer was deposited onto the back of the substrate. Aluminum was used as the reflection layer and Al was deposited on the sample followed by Ti evaporation for firm adhesion of the reflection layer to the substrate. The light extraction efficiency was enhanced 52 % by adoption of the Ti-Al reflection layer.

• Journal of information and communication convergence engineering
• /
• v.5 no.1
• /
• pp.42-44
• /
• 2007

The a-Si:H TFTs decreasing parasitic capacitance of source-drain is fabricated on glass. The structure of a-Si:H TFTs is inverted staggered. The gate electrode is formed by patterning with length of $8{\mu}m{\sim}16{\mu}m$ and width of $80{\sim}200{\mu}m$ after depositing with gate electrode (Cr) $1500{\AA}$ under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photoresistor on gate electrode in sequence, respectively. The thickness of these, thin films is formed with a-SiN:H ($2000{\mu}m$), a-Si:H($2000{\mu}m$) and $n^+a-Si:H$ ($500{\mu}m$). We have deposited $n^+a-Si:H$, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the $n^+a-Si:H$ layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. The a-Si:H TFTs decreasing parasitic capacitance of source-drain show drain current of $8{\mu}A$ at 20 gate voltages, $I_{on}/I_{off}$ ratio of ${\sim}10^8$ and $V_{th}$ of 4 volts.

• Transactions of the Society of Information Storage Systems
• /
• v.3 no.4
• /
• pp.160-166
• /
• 2007

In this paper, the measured electrical resistance method is proposed to analyze the ramp-tab contact during the load/unload (L/UL) process. Since this method supplies the voltage change due to the resistance change, we can easily and conveniently identify the ramp-tab contact from the acoustic emission (AE) signal. At first, we carefully deposit the conductive material on the surface of the conventional ramp by sputtering method. The ratio frequency (RF) magnetron co-sputtering system is applied to accomplish the deposited double-layers on the ramp surface. One layer is the stainless steel for the conductive layer and the other is the titanium layer for the cohesive function between the ramp surface and the stainless steel layer. In order to guarantee the stiffness and damping properties of the original ramp, the deposited conductive layer is intended to have very thin thickness. After integration the proposed ramp device into the L/UL system and networking the electrical resistance circuit, the L/UL performance is experimentally evaluated by comparing the measured electrical resistance signal and AE signal.