• 제목/요약/키워드: chip bonding

검색결과 338건 처리시간 0.046초

횡 방향 플립 칩 초음파 접합 시 혼의 공차변수가 시스템의 진동에 미치는 영향 (Effect of the Tolerance Parameters of the Horn on the Vibration of the Thermosonic Transverse Bonding Flip Chip System)

  • 정하규;권원태;윤병옥
    • 한국공작기계학회논문집
    • /
    • 제18권1호
    • /
    • pp.116-121
    • /
    • 2009
  • Thermosonic flip chip bonding is an important technology for the electronic packaging due to its simplicity, cost effectiveness and clean and dry process. Mechanical properties of the horn and the shank, such as the natural frequency and the amplitude, have a great effect on the bonding capability of the transverse flip chip bonding system. In this research, two kinds of study are performed. The first is the new design of the clamp and the second is the effect of tolerance parameters to the performance of the system. The clamp with a bent shape is newly designed to hold the nodal point of the flip chip. The second is the effect of the design parameters on the vibration amplitude and planarity at the end of the shank. The variation of the tolerance parameters changes the amplitude and the frequency of the vibration of the shank. They, in turn, have an effect on the quantity of the plastic deformation of the gold ball bump, which determined the quality of the flip chip bonding. The tolerance parameters that give the great effect on the amplitude of the shank are determined using Taguchi's method. Error of set-up angle, the length and diameter of horn and error of the length of the shank are determined to be the parameters that have peat effect on the amplitude of the system.

반응 표면 분석법을 이용한 Light Emitting Diode(LED) wire bonding 용 Ball Bonding 공정 최적화에 관한 연구 (Process Capability Optimization of Ball Bonding Using Response Surface Analysis in Light Emitting Diode(LED) Wire Bonding)

  • 김병찬;하석재;양지경;이인철;강동성;한봉석;한유진
    • 한국산학기술학회논문지
    • /
    • 제18권4호
    • /
    • pp.175-182
    • /
    • 2017
  • 본 와이어 본딩은 발광 다이오드의 패키징 공정에서 매우 중요한 공정으로 금 와이어를 이용하여 발광 다이오드 칩과 리드 프레임을 연결함으로써 다음 공정에서의 전기적 작동을 가능하게 한다. 와이어 본딩 공정은 얇은 금속선을 연결하는 공정으로 열 압착 본딩(thermo compression bonding)과 초음파 본딩(ultra sonic bonding)이 있다. 일반적인 와이어 본딩 공정은 LED 칩 상부 전극 부위에 볼 모양의 본딩을 진행하는 1st ball bonding 공정, loop를 형성하여 다른 전원 연결부위로 wire를 늘어뜨리는 looping 공정, 다른 전극 부위 상부에 stitch를 형성하여 bonding 하는 2nd stitch bonding으로 구분된다. 본 논문에서는 발광 다이오드 다이 본딩 공정에 영향을 주는 다양한 공정 변수에 대하여 분석을 수행하였다. 그리고 반응 표면 분석법을 통하여 Zener 다이오드 칩과 PLCC 발광 다이오드 패키지 프레임을 연결하는 공정 최적화 결과를 도출하였다. 실험 계획법은 5인자, 3수준에 대하여 설정하였으며 4가지 반응에 대하여 인자를 분석하였다. 결과적으로 본 연구에서는 모든 목표에 맞는 최적 조건을 도출하였다.

Critical Cleaning Requirements for Flip Chip Packages

  • Bixenman, Mike;Miller, Erik
    • 마이크로전자및패키징학회지
    • /
    • 제7권1호
    • /
    • pp.61-73
    • /
    • 2000
  • In traditional electronic packages the die and the substrate are interconnected with fine wire. Wire bonding technology is limited to bond pads around the peripheral of the die. As the demand for I/O increases, there will be limitations with wire bonding technology.

  • PDF

CdTe 멀티에너지 엑스선 영상센서 패키징 기술 개발 (Development of Packaging Technology for CdTe Multi-Energy X-ray Image Sensor)

  • 권영만;김영조;유철우;손현화;김병욱;김영주;최병정;이영춘
    • 한국방사선학회논문지
    • /
    • 제8권7호
    • /
    • pp.371-376
    • /
    • 2014
  • CdTe 멀티에너지 X선 영상센서와 ROIC를 패키징 하기 위한 flip chip bump bonding, Au wire bonding 및 encapsulation 공정조건을 개발하였으며 성공적으로 모듈화 하였다. 최적 flip chip bonding 공정 조건은 접합온도 CdTe 센서 $150^{\circ}C$, ROIC $270^{\circ}C$, 접합압력 24.5N, 접합시간 30s일 때이다. ROIC에 형성된 SnAg bump의 bonding이 용이하도록 CdTe 센서에 비하여 상대적으로 높은 접합온도를 설정하였으며, CdTe센서가 실리콘 센서에 비하여 쉽게 파손되는 것을 고려하여 접합압력을 최소화하였다. 패키징 완료된 CdTe 멀티에너지 X선 모듈의 각각 픽셀들은 단락이나 합선 등의 전기적인 문제점이 없는 것을 X선 3D computed tomography를 통해 확인할 수 있었다. 또한 Flip chip bump bonding후 전단력은 $2.45kgf/mm^2$ 로 측정되었으며, 이는 기준치인 $2kgf/mm^2$ 이상으로 충분한 접합강도를 가짐을 확인하였다.

Au 스터드 범프와 Sn-3.5Ag 솔더범프로 플립칩 본딩된 접합부의 미세조직 및 기계적 특성 (Interfacial Microstructure and Mechanical Property of Au Stud Bump Joined by Flip Chip Bonding with Sn-3.5Ag Solder)

  • 이영규;고용호;유세훈;이창우
    • Journal of Welding and Joining
    • /
    • 제29권6호
    • /
    • pp.65-70
    • /
    • 2011
  • The effect of flip chip bonding parameters on formation of intermetallic compounds (IMCs) between Au stud bumps and Sn-3.5Ag solder was investigated. In this study, flip chip bonding temperature was performed at $260^{\circ}C$ and $300^{\circ}C$ with various bonding times of 5, 10, and 20 sec. AuSn, $AuSn_2$ and $AuSn_4$ IMCs were formed at the interface of joints and (Au, Cu)$_6Sn_5$ IMC was observed near Cu pad side in the joint. At bonding temperature of $260^{\circ}C$, $AuSn_4$ IMC was dominant in the joint compared to other Au-Sn IMCs as bonding time increased. At bonding temperature of $300^{\circ}C$, $AuSn_2$ IMC clusters, which were surrounded by $AuSn_4$ IMC, were observed in the solder joint due to fast diffusivity of Au to molten solder with increased bonding temperature. Bond strength of Au stud bump joined with Sn-3.5Ag solder was about 23 gf/bump and fracture mode of the joint was intergranular fracture between $AuSn_2$ and $AuSn_4$ IMCs regardless bonding conditions.

플렉서블 기반 미세 무연솔더 범프를 이용한 칩 접합 공정 기술 (The Chip Bonding Technology on Flexible Substrate by Using Micro Lead-free Solder Bump)

  • 김민수;고용호;방정환;이창우
    • 마이크로전자및패키징학회지
    • /
    • 제19권3호
    • /
    • pp.15-20
    • /
    • 2012
  • In electronics industry, the coming electronic devices will be expected to be high integration and convergence electronics. And also, it will be expected that the coming electronics will be flexible, bendable and wearable electronics. Therefore, the demands and interests of bonding technology between flexible substrate and chip for mobile electronics, e-paper etc. have been increased because of weight and flexibility of flexible substrate. Considering fine pitch for high density and thermal damage of flexible substrate during bonding process, the micro solder bump technology for high density and low temperature bonding process for reducing thermal damage will be required. In this study, we researched on bonding technology of chip and flexible substrate by using 25um Cu pillar bumps and Sn-Bi solder bumps were formed by electroplating. From the our study, we suggest technology on Cu pillar bump formation, Sn-Bi solder bump formation, and bonding process of chip and flexible substrate for the coming electronics.