• Title/Summary/Keyword: blocking oxide

Search Result 226, Processing Time 0.025 seconds

Poly-Si(SPC) NVM for mult-function display (디스플레이 다기능성 구현을 위한 Poly-Si(SPC) NVM)

  • Heo, Jong-Kyu;Cho, Jae-Hyun;Han, Kyu-Min;Yi, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.199-199
    • /
    • 2008
  • 이 실험은 NVM의 Oxide, Nitride, Oxide nitride층별 blocking, trapping and tunneling 속성에 대해서 밝히고자 한다. gate 전극은 값싸고 전도도가 좋은 알루미늄을 사용한다. 유리기판위에 Silicon nitride층을 20nm로 코팅하고 Silicon dioxide층을 10nm로 코팅한다. 그리고 amorphous Silicon material이 증착된다. Poly Silicon은 Solid Phase Crystallization 방법을 사용하였다. 마지막 공정으로 p-doping은 ion shower에 의한 방법으로 drain과 source 전극을 생성하였다. gate가 biasing 될 때, p-channel은 source와 drain 사이에서 형성된다. Oxide Nitride Oxide nitride (ONO) 층은 각각 12.5nm/20nm/2.3nm의 두께로 만들었다. 전하는 Program process 중에 poly Silicon층에서 Silicon Oxide nitride tunneling층을 통하여 움직이게 된다. 그리고 전하들은 Silicon Nitride층에 머무르게 된다. 그 전하들은 erasing process 중에 trapping 층에서 poly Silicon 층으로 되돌아 간다. Silicon Oxide blocking층은 trapping층으로 전하가 나가는 것을 피하기 위하여 더해진다. 이 논문에서 Programming process와 erasing process의 Id-Vg 특성곡선을 설명한다. Programming process에 positive voltage를 또는 erasing process에 negative voltage를 적용할 때, Id-Vg 특성 곡선은 왼쪽 또는 오른쪽으로 이동한다. 이 실험이 보여준 결과값에 의해서 10년 이상의 저장능력이 있는 메모리를 만들 수 있다. 그러므로, NVM의 중요한 두 가지 성질은 유지성과 내구성이다.

  • PDF

A study on the SONOS EEPROM devices (SONOS EEPROM소자에 관한 연구)

  • 서광열
    • Electrical & Electronic Materials
    • /
    • v.7 no.2
    • /
    • pp.123-129
    • /
    • 1994
  • SONOS EEPROM chips, containing several SONOSFET nonvolatile memories of various channel size, have been fabricated on the basis of the existing n-well CMOS processing technology for 1 Mbit DRAM ($1.2\mu\textrm{m}$.m design rule). All the SONOSFET memories have the triple insulated-gate consisting of 30.angs. tunneling oxide, 205.angs. nitride and 65.angs. blocking oxide. The miniaturization of the devices for the higher density EEPROM and their characteristics alterations accompanied with the scaling-down have been investigated. The stabler operating characteristics were attained by increasing the ratio of the channel width to length. Also, the transfer, switching, retention and degradation characteristics of the most favorable performance devices were presented and discussed.

  • PDF

Absence of Distinctively High Grain-Boundary Impedance in Polycrystalline Cubic Bismuth Oxide

  • Jung, Hyun Joon;Chung, Sung-Yoon
    • Journal of the Korean Ceramic Society
    • /
    • v.54 no.5
    • /
    • pp.413-421
    • /
    • 2017
  • In this work, we studied a fluorite structure oxides: Yttria stabilized zirconia, (YSZ); Gd doped $CeO_2$ (GDC); erbia stabilized $Bi_2O_3$ (ESB); Zr doped erbia stabilized $Bi_2O_3$ (ZESB); Ca doped erbia stabilized $Bi_2O_3$ (CESB) in the temperature range of 250 to $600^{\circ}C$ using electrochemical impedance spectroscopy (EIS). As is well known, grain boundary blocking effect was observed in YSZ and GDC. However, there is no grain boundary effect on ESB, ZESB, and CESB. The Nyquist plots of these materials exhibit a single arc at low temperature. This means that there is no space charge effect on ${\delta}-Bi_2O_3$. In addition, impedance data were analyzed by using the brick layer model. We indirectly demonstrate that grain boundary ionic conductivity is similar to or even higher than bulk ionic conductivity on cubic bismuth oxide.

A Study on the Improvement of Forward Blocking Characteristics in the Static Induction Transistor (Static Induction Transistor의 순방향 블로킹 특성 개선에 관한 연구)

  • Kim, Je-Yoon;Jung, Min-Chul;Yoon, Jee-Young;Kim, Sang-Sik;Sung, Man-Young;Kang, Ey-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.07a
    • /
    • pp.292-295
    • /
    • 2004
  • The SIT was introduced by Nishizawa. in 1972. When compared with high-voltage, power bipolar junction transistors, SITs have several advantages as power switching devices. They have a higher input impedance than do bipolar transistors and a negative temperature coefficient for the drain current that prevents thermal runaway, thus allowing the coupling of many devices in parallel to increase the current handling capability. Furthermore, the SIT is majority carrier device with a higher inherent switching speed because of the absence of minority carrier recombination, which limits the speed of bipolar transistors. This also eliminates the stringent lifetime control requirements that are essential during the fabrication of high-speed bipolar transistors. This results in a much larger safe operating area(SOA) in comparison to bipolar transistors. In this paper, vertical SIT structures are proposed to improve their electrical characteristics including the blocking voltage. Besides, the two dimensional numerical simulations were carried out using ISE-TCAD to verify the validity of the device and examine the electrical characteristics. A trench gate region oxide power SIT device is proposed to improve forward blocking characteristics. The proposed devices have superior electrical characteristics when compared to conventional device. Consequently, the fabrication of trench oxide power SIT with superior stability and electrical characteristics is simplified.

  • PDF

Memory Characteristics of Al2O3/La2O3/SiO2 Multi-Layer Structures for Charge Trap Flash Devices (전하 포획 플래시 소자를 위한 Al2O3/La2O3/SiO2 다층 박막 구조의 메모리 특성)

  • Cha, Seung-Yong;Kim, Hyo-June;Choi, Doo-Jin
    • Korean Journal of Materials Research
    • /
    • v.19 no.9
    • /
    • pp.462-467
    • /
    • 2009
  • The Charge Trap Flash (CTF) memory device is a replacement candidate for the NAND Flash device. In this study, Pt/$Al_2O_3/La_2O_3/SiO_2$/Si multilayer structures with lanthanum oxide charge trap layers were fabricated for nonvolatile memory device applications. Aluminum oxide films were used as blocking oxides for low power consumption in program/erase operations and reduced charge transports through blocking oxide layers. The thicknesses of $SiO_2$ were from 30 $\AA$ to 50 $\AA$. From the C-V measurement, the largest memory window of 1.3V was obtained in the 40 $\AA$ tunnel oxide specimen, and the 50 $\AA$ tunnel oxide specimen showed the smallest memory window. In the cycling test for reliability, the 30 $\AA$ tunnel oxide sample showed an abrupt memory window reduction due to a high electric field of 9$\sim$10MV/cm through the tunnel oxide while the other samples showed less than a 10% loss of memory window for $10^4$ cycles of program/erase operation. The I-V measurement data of the capacitor structures indicated leakage current values in the order of $10^{-4}A/cm^2$ at 1V. These values are small enough to be used in nonvolatile memory devices, and the sample with tunnel oxide formed at $850^{\circ}C$ showed superior memory characteristics compared to the sample with $750^{\circ}C$ tunnel oxide due to higher concentration of trap sites at the interface region originating from the rough interface.

A Study on the TDDB Characteristics of Superthin ONO structure (초박막 GNO 구조의 TDDB 특성에 관한 연구)

  • 국삼경;윤성필;이상은;김선주;서광열
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1997.11a
    • /
    • pp.25-29
    • /
    • 1997
  • Capacitor-type MONOS (metal-oxide-nitride-oxide- semiconductor) NVSMs with 23$\AA$ tunneling oxide and 40$\AA$ blocking oxide were fabricated. The thicknesses of nitride layer were 45$\AA$, 91$\AA$ and 223$\AA$, Breakdown characteristics of MONOS devices were measured to investigate the reliability of superthin ONO structure using ramp voltage and constant voltage method. Reducing the nitride thickness will significantly increase the reliablity of MONOS NVSM.

  • PDF

A Comparative Study on the Various Blocking Layers for Performance Improvement of Dye-sensitized Solar Cells

  • Woo, Jong-Su;Jang, Gun-Eik
    • Transactions on Electrical and Electronic Materials
    • /
    • v.14 no.6
    • /
    • pp.312-316
    • /
    • 2013
  • In this study, short-circuit preventive layer (blocking layer) was deposited between conductive transparent electrode and porous $TiO_2$ film in the DSSCs. As blocking layer, we selected the metal-oxide such as $TiO_2$, $Nb_2O_5$ and ZnO. The sheet resistance with each different blocking layers were 18 ${\Omega}/sq.$ for the $TiO_2$, 10 ${\Omega}/sq.$ for the $Nb_2O_5$ and 8 ${\Omega}/sq.$ for the ZnO, while the RMS (Root Mean Square) roughness value of DSSCs were 39.61 nm for the $TiO_2$, 41.84 nm for the $Nb_2O_5$ and 36.14 nm for the ZnO respectively. From the results of photocurrent-voltage curves, a sputtered $Nb_2O_5$ blocking layer showed higher performance on 2.64% of photo-electrochemical properties. The maximum of conversion efficiency which was achieved under 1 sun irradiation by depositing the blocking layer increased up to 0.56%.

Improvement of Current Path by Using Ferroelectric Material in 3D NAND Flash Memory (3D NAND Flash Memory에 Ferroelectric Material을 사용한 Current Path 개선)

  • Jihwan Lee;Jaewoo Lee;Myounggon Kang
    • Journal of IKEEE
    • /
    • v.27 no.4
    • /
    • pp.399-404
    • /
    • 2023
  • In this paper, we analyzed the current path in the O/N/O (Oxide/Nitride/Oxide) structure of 3D NAND Flash memory and in the O/N/F (Oxide/Nitride/Ferroelectric) structure where the blocking oxide is replaced by a ferroelectric. In the O/N/O structure, when Vread is applied, a current path is formed on the backside of the channel due to the E-fields of neighboring cells. In contrast, the O/N/F structure exhibits a current path formed on the front side due to the polarization of the ferroelectric material, causing electrons to move toward the channel front. Additionally, we performed an examination of device characteristics considering channel thickness and channel length. The analysis results showed that the front electron current density in the O/N/F structure increased by 2.8 times compared to the O/N/O structure, and the front electron current density ratio of the O/N/F structure was 17.7% higher. Therefore, the front current path is formed more effectively in the O/N/F structure than in the O/N/O structure.

Preparation and Characterization of Ophthalmic Hydrophilic Silicone Lens Containing Zinc Oxide and Iron Oxide Nanoparticles

  • Shin, Su-Mi;Sung, A-Young
    • Korean Journal of Materials Research
    • /
    • v.31 no.8
    • /
    • pp.427-432
    • /
    • 2021
  • This study uses silicone monomer, DMA, crosslinking agent EGDMA, and initiator AIBN as a basic combination to prepare hydrogel lenses using fluorine-based perfluoro polyether and iron oxide and zinc oxide nanoparticles as additives. After manufacturing the lens using iron oxide nanoparticles and zinc oxide nanoparticles, the optical, physical properties, and polymerization stability are evaluated to investigate the possibility of application as a functional hydrogel lens material. As a result of this experiment, it is found that the addition of the wetting material containing fluorine changes the surface energy of the produced hydrogel lens, thereby improving the wettability. Also, the addition of iron oxide and zinc oxide nanoparticles satisfies the basic hydrogel ophthalmic lens properties and slightly increases the UV blocking performance; it also increases the tensile strength by improving the durability of the hydrogel lens. The polymerization stability of the nanoparticles evaluated through the eluate test is found to be excellent. Therefore, it is judged that these materials can be used in various conditions as high functional hydrogel lens material.

3- Transistor Cell OTP ROM Array Using Standard CMOS Gate-Oxide Antifuse

  • Kim, Jin-Bong;Lee, Kwy-Ro
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.4
    • /
    • pp.205-210
    • /
    • 2003
  • A 3-Transistor cell CMOS OTP ROM array using standard CMOS antifuse (AF) based on permanent breakdown of MOSFET gate oxide is proposed, fabricated and characterized. The proposed 3-T OTP cell for ROM array is composed of an nMOS AF, a high voltage (HV) blocking nMOS, and cell access transistor, all compatible with standard CMOS technology. The experimental results show that the proposed structure can be a viable technology option as a high density OTP ROM array for modern digital as well as analog circuits.