• Title/Summary/Keyword: asymmetric channel model

Search Result 39, Processing Time 0.026 seconds

Analytical Model for the Threshold Voltage of Long-Channel Asymmetric Double-Gate MOSFET based on Potential Linearity (전압분포의 선형특성을 이용한 Long-Channel Asymmetric Double-Gate MOSFET의 문턱전압 모델)

  • Yang, Hee-Jung;Kim, Ji-Hyun;Son, Ae-Ri;Kang, Dae-Gwan;Shin, Hyung-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.1-6
    • /
    • 2008
  • A compact analytical model of the threshold voltage for long-channel Asymmetric Double-Gate(ADG) MOSFET is presented. In contrast to the previous models, channel doping and carrier quantization are taken into account. A more compact model is derived by utilizing the potential distribution linearity characteristic of silicon film at threshold. The accuracy of the model is verified by comparisons with numerical simulations for various silicon film thickness, channel doping concentration and oxide thickness.

Opportunistic Spectrum Access with Dynamic Users: Directional Graphical Game and Stochastic Learning

  • Zhang, Yuli;Xu, Yuhua;Wu, Qihui
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.11 no.12
    • /
    • pp.5820-5834
    • /
    • 2017
  • This paper investigates the channel selection problem with dynamic users and the asymmetric interference relation in distributed opportunistic spectrum access systems. Since users transmitting data are based on their traffic demands, they dynamically compete for the channel occupation. Moreover, the heterogeneous interference range leads to asymmetric interference relation. The dynamic users and asymmetric interference relation bring about new challenges such as dynamic random systems and poor fairness. In this article, we will focus on maximizing the tradeoff between the achievable utility and access cost of each user, formulate the channel selection problem as a directional graphical game and prove it as an exact potential game presenting at least one pure Nash equilibrium point. We show that the best NE point maximizes both the personal and system utility, and employ the stochastic learning approach algorithm for achieving the best NE point. Simulation results show that the algorithm converges, presents near-optimal performance and good fairness, and the directional graphical model improves the systems throughput performance in different asymmetric level systems.

Bottom Gate Voltage Dependent Threshold Voltage Roll-off of Asymmetric Double Gate MOSFET (하단게이트 전압에 따른 비대칭 이중게이트 MOSFET의 문턱전압이동 의존성)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.6
    • /
    • pp.1422-1428
    • /
    • 2014
  • This paper has analyzed threshold voltage roll-off for bottom gate voltages of asymmetric double gate(DG) MOSFET. Since the asymmetric DGMOSFET is four terminal device to be able to separately bias for top and bottom gates, the bottom gate voltage influences on threshold voltage. It is, therefore, investigated how the threshold voltage roll-off known as short channel effects is reduced with bottom gate voltage. In the pursuit of this purpose, off-current model is presented in the subthreshold region, and the threshold voltage roll-off is observed for channel length and thickness with a parameter of bottom gate voltage as threshold voltage is defined by top gate voltage that off-currnt is $10^{-7}A/{\mu}m$ per channel width. As a result to observe the threshold voltage roll-off for bottom gate voltage using this model, we know the bottom gate voltage greatly influences on threshold voltage roll-off voltages, especially in the region of short channel length and thickness.

Low Power Digital Logic Gate Circuits Based on N-Channel Oxide TFTs (N-Channel 산화물 TFT 기반의 저소비전력 논리 게이트 회로)

  • Ren, Tao;Park, Kee-Chan;Oh, Hwan-Sool
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.3
    • /
    • pp.1-6
    • /
    • 2011
  • Low-power logic gates, i.e. inverter, NAND, and NOR, are proposed employing only n-channel oxide thin film transistors (TFTs). The proposed circuits were designed to prevent the pull-up and pull-down switches from being turned on simultaneously by using asymmetric feed-through and bootstrapping, thereby exhibited same output voltage swing as the input signal and no static current. The inverter is composed of 5 TFTs and 2 capacitors. The NAND and the NOR gates consist of 10 TFTs and 4 capacitors respectively. The operations of the logic gates were confirmed successfully by SPICE simulation using oxide TFT model.

Numerical analysis of viscoelastic flows in a channel obstructed by an asymmetric array of obstacles

  • Kwon, Young-Don
    • Korea-Australia Rheology Journal
    • /
    • v.18 no.3
    • /
    • pp.161-167
    • /
    • 2006
  • This study presents results on the numerical simulation of Newtonian and non-Newtonian flow in a channel obstructed by an asymmetric array of obstacles for clarifying the descriptive ability of current non-Newtonian constitutive equations. Jones and Walters (1989) have performed the corresponding experiment that clearly demonstrates the characteristic difference among the flow patterns of the various liquids. In order to appropriately account for flow properties, the Navier-Stokes, the Carreau viscous and the Leonov equations are employed for Newtonian, shear thinning and extension hardening liquids, respectively. Making use of the tensor-logarithmic formulation of the Leonov model in the computational scheme, we have obtained stable solutions up to relatively high Deborah numbers. The peculiar characteristics of the non-Newtonian liquids such as shear thinning and extension hardening seem to be properly illustrated by the flow modeling. In our opinion, the results show the possibility of current constitutive modeling to appropriately describe non-Newtonian flow phenomena at least qualitatively, even though the model parameters specified for the current computation do not precisely represent material characteristics.

Symmetric and Asymmetric Double Gate MOSFET Modeling

  • Abebe, H.;Cumberbatch, E.;Morris, H.;Tyree, V.;Numata, T.; Uno, S.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.4
    • /
    • pp.225-232
    • /
    • 2009
  • An analytical compact model for the asymmetric lightly doped Double Gate (DG) MOSFET is presented. The model is developed using the Lambert Function and a 2-dimensional (2-D) parabolic electrostatic potential approximation. Compact models of the net charge and channel current of the DG-MOSFET are derived in section 2. Results for the channel potential and current are compared with 2-D numerical data for a lightly doped DG MOSFET in section 3, showing very good agreement.

Causality and Asymmetric Price Transmission in the Distribution Channel of the Tomato Market in Korea (토마토의 유통단계 간 인과성 및 비대칭적 가격 조정 연구)

  • Kim, Gi-Hwan;Kang, Chang-Soo
    • Korean Journal of Organic Agriculture
    • /
    • v.26 no.4
    • /
    • pp.571-583
    • /
    • 2018
  • The purpose of this study is to explore the dynamic properties of causality and asymmetric price transmission in the distributional channel of the tomato market in Korea. Using the wholesale and retail price series of the tomato market, we obtain the following results. First, the price transmission mechanism reveals the causal relationship channeling from the wholesale price to the retail price. Second, we find an asymmetric price transmission from the analysis using the threshold partial adjustment model. The retail price responds strongly when the wholesale price increases. On the other hand, the retail price shows sluggish adjustment when the wholesale price decreases.

Effects of Channel Structure on the Quality Competition of Exclusively Distributed Products

  • Kang, Yeong Seon
    • Asia Marketing Journal
    • /
    • v.19 no.4
    • /
    • pp.37-59
    • /
    • 2018
  • This study investigates the effects of the distribution channel structure on quality decisions under duopoly competition. I considers a set-up in which two retailers compete on product quality and retail price. In the set-up, the integrated retailer has the power to determine the quality of its exclusive product, while the decentralized retailer does not. For the decentralized retailer, the supplier determines product quality. I find that asymmetric pairs of a decentralized channel by one retailer and an integrated channel by the other retailer can be a Nash equilibrium in a simultaneous-channel-choice model. The two retailers select different levels of quality, and this quality competition benefits retailers by softening price competition. In a sequential-channel-choice model, I find that the leader can obtain a first-mover advantage. From the perspective of the supplier, which can decide the distribution channel structure and level of quality, both suppliers choose the decentralized channel in equilibrium.

Asymmetric channel model for a perpendicular magnetic recording system with a ring-head (Ring-헤드를 갖는 수직 자기기록 시스템을 위한 비대칭 채널 모델)

  • Lee, Joo-Hyun;Lee, Jae-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.1C
    • /
    • pp.45-49
    • /
    • 2004
  • An image enhancement method using modified anisotropic diffusion filter is proposed in this paper. It employs sensor noise estimation and scale space methods based on the minimum reliable scale. Then the anisotropic diffusion filter is modified by the calculated critical value function and local gradient. Through simulation, it is verified that the proposed algorithm has the capability of little or no noise amplification in homogenous region as well as superior edge enhancement.

Threshold Voltage Roll-off for Bottom Gate Voltage of Asymmetric Double Gate MOSFET (비대칭 이중게이트 MOSFET의 하단게이트 전압에 따른 문턱전압이동현상)

  • Jung, Hakkee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.05a
    • /
    • pp.741-744
    • /
    • 2014
  • This paper has analyzed threshold voltage roll-off for bottom gate voltages of asymmetric double gate(DG) MOSFET. Since the asymmetric DGMOSFET is four terminal device to be able to separately bias for top and bottom gates, the bottom gate voltage influences on threshold voltage. It is, therefore, investigated how the threshold voltage roll-off known as short channel effects is reduced with bottom gate voltage. In the pursuit of this purpose, off-current model is presented in the subthreshold region, and the threshold voltage roll-off is observed for channel length and thickness with a parameter of bottom gate voltage as threshold voltage is defined by top gate voltage that off-currnt is $10^{-7}A/{\mu}m$ per channel width. As a result to observe the threshold voltage roll-off for bottom gate voltage using this model, we know the bottom gate voltage greatly influences on threshold voltage roll-off voltages, especially in the region of short channel length and thickness.

  • PDF