Symmetric and Asymmetric Double Gate MOSFET Modeling
![]() |
Abebe, H.
(USC Viterbi School of Engineering, Information Sciences Institute, MOSIS service)
Cumberbatch, E. (Claremont Graduate University, School of Mathematical Sciences) Morris, H. (Claremont Graduate University, School of Mathematical Sciences) Tyree, V. (USC Viterbi School of Engineering, Information Sciences Institute, MOSIS service) Numata, T. (Nagoya University, Department of Electrical and Computer Engineering) Uno, S. (Nagoya University, Department of Electrical and Computer Engineering) |
1 | Sentaurus Device User Guide. Version Z-3.2007, March 2007, Synopsys |
2 | Jin He, Feng Liu, Jian Zhang, Jie Feng, Jinhua Hu, Shengqi Yang, Mansun Chan, "A Carrier-Based Approach for Compact Modeling of the Long-Channel Undoped Symmetric Double-Gate MOSFETs," IEEE Transactions on Electron Devices, Vol.54, Issue. 5, pp1203-1209, May (2007) DOI ScienceOn |
3 | A. Oritiz-Conde , F. J. Garcia Sonchez and S. Malobabic "Analytic solution of the channel potential in undoped symmetric dual-gate MOSFETs," IEEE Trans. Electron Devices, Vol.52, pp.1669, Jul., (2005) DOI ScienceOn |
4 | H. Lu and Y. Taur, "An analytic potential for asymmetric and symmetric Dg MOSFETs," IEEE Trans. Electron Devices, Vol.53, No.5, pp.1161-1168, May (2006) DOI ScienceOn |
5 | K. Chandrasekaran, Z.M. Zhu, X. Zhou, W. Shangguan, G.H. See, S.B. Chiah, S.C. Rustagi and N. Singh, "Compact Modeling of Doped Symmetric DG MOSFETs with Regional Approach," Nanotech Proceedings, WCM, Vol.3, pp.792, June 1-5, (2006), Boston, Massachusetts, USA |
6 | H. Lu and Y. Taur, "Physics-Based, Non-Charge-Sheet Compact Modeling of Double Gate MOSFETs," Nanotech Proceedings, WCM, pp. 58-62, May 8-12, (2005), Anaheim, CA |
7 | A. Oritiz-Conde, J. Garcia-Sanchez, Juan Muci, Slavica malobabic and Juin J. Lious, "A review of core compact models for undoped double-gate SOI MOSFETs," IEEE Tran. on Electron Devices, Vol. 54, No.1, January (2007) DOI ScienceOn |
8 | H. Abebe, H. Morris, E. Cumberbatch and V. Tyree, "Compact models for double gate MOSFET with quantum mechanical effects using Lambert function." Nanotech Proceedings, WCM, Vol.3, pp.849, June 1-5, (2008), Boston, Massachusetts, USA |
9 | Y. Taur, X. Liang, W. Wang and H. Lu "A continuous, analytical drain-current model for double-gate MOSFETs," IEEE Electron Device Lett., Vol.25, pp. 107, Feb., (2004) DOI ScienceOn |
10 | Y. Taur "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFET," IEEE Trans. Electron Devices, Vol.48, pp.2861, Dec., (2001) DOI ScienceOn |
11 | A.S. Roy, C.C. Enz and J.M. Sallese, "A Charge- Based Compact Model of Double Gate MOSFET," Nanotech Proceedings, WCM, Vol.3, pp.662, June 1-5, (2006), Boston, Massachusetts, USA |
12 | T. K Chiang, "A novel scaling-parameter-dependent subthreshold swing model for double-gate (DG) SOI MOSFETs: including effective conducting path effect (ECPE)" IOP Semicond. Sci. Technol. 19, pp. 1386-1390, (2004) DOI ScienceOn |
13 | R. Corless, G. Gonnet, D. Hare, D. Jeffrey, and D. Knuth, "On the Lambert W function', Advances in Computational Mathematics 5(4): 329-359 (1996) DOI ScienceOn |
14 | H. Morris, E. Cumberbatch, H. Abebe and V. Tyree, "Compact modeling for the I-V characteristics of double gate and surround gate MOSFETs," IEEE UGIM Proceedings, pp.117-121, June 25-28, (2006), San Jose, CA |
15 | S. Adee, "Transistors go vertical," IEEE Spectrum, Nov., (2007) DOI ScienceOn |
![]() |