• Proceedings of the Korean Vacuum Society Conference
• /
• 1995.02a
• /
• pp.21-21
• /
• 1995

• Korean Journal of Optics and Photonics
• /
• v.14 no.5
• /
• pp.504-508
• /
• 2003

We present a new point-diffraction interferometer, which has been devised for the three-dimensional profile measurement of light scattering rough surfaces. The interferometer system has multiple sources of two-point-diffraction and a CCD camera composed of an array of two-dimensional photodetectors. Each diffraction source is an independent two-point-diffraction interferometer made of a pair of single-mode optical fibers, which are housed in a ceramic ferrule to emit two spherical wave fronts by means of diffraction at their free ends. The two spherical wave fronts then interfere with each other and subsequently generate a unique fringe pattern on the test surface. A He-Ne source provides coherent light to the two fibers through a 2${\times}$l optical coupler, and one of the fibers is elongated by use of a piezoelectric tube to produce phase shifting. The xyz coordinates of the target surface are determined by fitting the measured phase data into a global model of multilateration. Measurement has been performed for the warpage inspection of chip scale packages (CSPs) that are tape-mounted on ball grid arrays (BGAs) and backside profile of a silicon wafer in the middle of integrated-circuit fabrication process. When a diagonal profile is measured across the wafer, the maximum discrepancy turns out to be 5.6 ${\mu}{\textrm}{m}$ with a standard deviation of 1.5 ${\mu}{\textrm}{m}$.

• Journal of Sensor Science and Technology
• /
• v.24 no.1
• /
• pp.10-14
• /
• 2015

This paper reports the results of a study on the optimization of the etching profile, which is an important factor in deep-reactive-ion etching (DRIE), i.e., dry etching. Dry etching is the key processing step necessary for the development of the Internet of Things (IoT) and various microelectromechanical sensors (MEMS). Large-area etching (open area > 20%) under a high-frequency (HF) condition with nonoptimized processing parameters results in damage to the etched sidewall. Therefore, in this study, optimization was performed under a low-frequency (LF) condition. The HF method, which is typically used for through-silicon via (TSV) technology, applies a high etch rate and cannot be easily adapted to processes sensitive to sidewall damage. The optimal etching profile was determined by controlling various parameters for the DRIE of a large Si wafer area (open area > 20%). The optimal processing condition was derived after establishing the correlations of etch rate, uniformity, and sidewall damage on a 6-in Si wafer to the parameters of coil power, run pressure, platen power for passivation etching, and $SF_6$ gas flow rate. The processing-parameter-dependent results of the experiments performed for optimization of the etching profile in terms of etch rate, uniformity, and sidewall damage in the case of large Si area etching can be summarized as follows. When LF is applied, the platen power, coil power, and $SF_6$ should be low, whereas the run pressure has little effect on the etching performance. Under the optimal LF condition of 380 Hz, the platen power, coil power, and $SF_6$ were set at 115W, 3500W, and 700 sccm, respectively. In addition, the aforementioned standard recipe was applied as follows: run pressure of 4 Pa, $C_4F_8$ content of 400 sccm, and a gas exchange interval of $SF_6/C_4F_8=2s/3s$.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.7 no.1
• /
• pp.47-52
• /
• 2008

We present a 3-D profiler specially devised for the profile measurement of rough surfaces that are difficult to be measured with conventional non-contact interferometer. The profiler comprises multiple two-point-diffraction sources made of single-mode optical fibers. Test measurement proves that the proposed profiler is well suited for the warpage inspection of microelectronics components with rough surface, such as unpolished backsides of silicon wafers and plastic molds of integrated-circuit chip package.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.482-483
• /
• 2009

In chemical mechanical planarization (CMP) process, the uniformity of stress acting on wafer surface is a key factor for uniform material removal of thin film especially in the oxide CMP. In this paper, we analyze the stress on the contact region between wafer and pad with finite-element analysis (FEA). The setting pressure acting on wafer back side was $500g/cm^2$ and the retainer pressure was changed from 300 to $700g/cm^2$. The polishing test is also done with the same conditions. The material removal rate profiles well-matched with stress distribution.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.19 no.4
• /
• pp.309-313
• /
• 2006

Pad surface characteristics such as roughness, groove and wear rate of pad have a effect on the within wafer non-uniformity(WIWNU) in chemical mechanical polishing(CMP). Although WIWNU increases as the uniformity of roughness(Rpk: Reduced peak height) becomes worse in an early stage of polishing time, WIWNU decreases as non-uniformity of the Rpk value. Also, WIWNU decreases with the reduction of the pad stiffness, though original mechanical properties of pad are unchanged by the grooving process. In addition, conditioning process causes the inequality of pad wear during in CMP. The profile of pad wear generated by the conditioning process has a significant effect on the WIWNU. These experiments results could help to understand the effect of pad surface characteristics in CMP.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.27 no.12
• /
• pp.2110-2117
• /
• 2003

A physics-based material removal model in various scales is described and a feature scale simulation for a chemical mechanical polishing (CMP) process is performed in this work. Three different scales are considered in this model, i.e., abrasive particle scale, asperity scale and wafer scale. The abrasive particle and the asperity scales are combined together and then homogenized to result in force balance conditions to be satisfied in the wafer scale using an extended Greenwood-Williamson and Whitehouse-Archard statistical model that takes into consideration the joint distribution of asperity heights and asperity tip radii. The final computation is made to evaluate the material removal rate in wafer scale and a computer simulation is performed for detailed surface profile variations on a representative feature. The results show the dependence of the material removal rate on the joint distribution, applied external pressure, relative velocity, and other operating conditions and design parameters.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.7
• /
• pp.69-75
• /
• 1994

A very fine pattern formation process using double exposure is investigated, which can overcome the resolution limit of optical wafer stepper. The very fine pattern can be obtained by moving the edge profile of large pattern by means of moving the stepper stage. The simulation results show that the light transmittance decrease bellow 9%, and the contrast increase to 16.6% for the 0.3$\mu$m photoresist pattern exposeed by the double exposure using i-line wafer stepper. And the experimental results show that fine photoresist pattern as short as 0.2$\mu$m can be obtained without a loss of photoresist thickness. Also, it proves that the depth of focus for 0.3$\mu$m pattern is longer than $1.5\mu$m. And, the very fine negative photoresist pattern was formmed by using the double exposure technique and the image reversal process.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.21 no.2
• /
• pp.93-98
• /
• 2008

We investigated the effect of process temperature on removal rate and non-uniformity based on single head kinematics in oxide CMP. Generally, it has been known that the temperature profile directly transfers to the non~uniformity of removal rate on the wafer, which has similar tendency with the sliding distance of wafer. Experimental results show that platen velocity is a dominant factor in removal rate as well as average temperature. However, the non-uniformity does not coincide between process temperature and removal rate, due to slurry accumulation and low deviation of temperature. Resultantly, the removal rate is strongly dependent on the rotational speed of platen, and its non -uniformity is controlled by the rotational speed of polishing head. It means lower WIWNU (With-in-wafer-non-uniformity) can be achieved in the region of higher head speed.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.86-87
• /
• 2007

The dispersive method of white-light interferometry is proper for in-line 3-D inspection of dielectric thin-film thickness to be used in the semiconductor and flat-panel display industry. This research is the measurement application of CMP patterned wafer. The results describe 3-D and 2-D profile of the step height during polishing time.