• Journal of Power Electronics
• /
• v.17 no.5
• /
• pp.1137-1149
• /
• 2017

In order to reduce the cost, improve the efficiency and simplify the complicated control of existing isolated LED drivers, an improved boundary conduction mode (BCM) Buck ac-dc light emitting diode (LED) driver with extended output voltage and low total harmonic distortion is proposed. With a coupled inductor winding and a stacked output, its output voltage can be elevated to a much higher value when compared to that of the conventional Buck ac-dc converter, without sacrificing the input harmonics and power factor. Therefore, the proposed Buck LED driver can meet the IEC61000-3-2 (Class C) limitation and has a low THD. The operating principle of the topology and the design methodology of the ac-dc LED driver are presented. A 150 W ac-dc prototype was built in the laboratory and it shows that the input current harmonics meet the lighting standard. In addition, the THD is less than 16% at a typical ac input. The peak efficiency is higher than 96.5% at a full load and a normal input.

• Electric Engineers Magazine
• /
• v.228 no.8
• /
• pp.43-48
• /
• 2001

Wide use of non-linear loads such as personal computers, monitors, laser printers, variable speed drives, UPS systems and other electronic equipment have led to harmonics becoming #1 issue in the electrical industry today. Commercial and Industrial building power distribution systems, designed for the old, linear-style loads especially when found in high densities. Some common power system problems include overloaded neutral conductors, overheated distribution transfOlmers, high neutral-to-ground voltage, poor power factor and distortion of the voltage waveform supplying these loads. The power quality problems, particularly high voltage distortion, have been known to cause equipment downtime due to malfunctions and component failure.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.48 no.5
• /
• pp.269-277
• /
• 1999

In this paper, a novel dead time minimization algorithm is proposed for improving the output waveform of an inverter. The adverse effects of the dead time are mainly described by the voltage drop and the distortion factor of waveforms. The principle of the proposed algorithm is organized with forbidding unnecessary firings fo the inverter switches which are not conducted even though the gate signal is impressed. The proposed methods are explained with the conduction mode of output currents. The H/W and S/W implementation method of the proposed algorithm are also presented. The validity of the proposed algorithm is verified by comparing the simulation and experimental results with conventional methods. It can be concluded from the results that the proposed algorithm has the advantage which is able to reduce the harmonics in the output voltages and which the output voltage can nearly be equal to the reference value. Another advantage of the proposed method is the reduction of total numbers of switching so that the switching losses of inverter drives can be minimized.

• Journal of Electrical Engineering and Technology
• /
• v.8 no.2
• /
• pp.304-315
• /
• 2013

In this paper, analysis of cascaded H-bridge multilevel inverter in DTC-SVM (Direct Torque Control-Space Vector Modulation) based induction motor drive for FCEV (Fuel Cell Electric Vehicle) is presented. Cascaded H-bridge multilevel inverter uses multiple series units of H-bridge power cells to achieve medium-voltage operation and low harmonic distortion. In FCEV, a fuel cell stack is used as the major source of electric power moreover the battery and/or ultra-capacitor is used to assist the fuel cell. These sources are suitable for utilizing in cascaded H-bridge multilevel inverter. The drive control strategy is based on DTC-SVM technique. In this scheme, first, stator voltage vector is calculated and then realized by SVM method. Contribution of multilevel inverter to the DTC-SVM scheme is led to achieve high performance motor drive. Simulations are carried out in Matlab-Simulink. Five-level and nine-level inverters are applied in 3hp FCEV induction motor drive for analysis the multilevel inverter. Each H-bridge is implemented using one fuel cell and battery. Good dynamic control and low ripple in the torque and the flux as well as distortion decrease in voltage and current profiles, demonstrate the great performance of multilevel inverter in DTC-SVM induction motor drive for vehicle application.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.4
• /
• pp.363-372
• /
• 2005

This paper presents an improved sensorless vector control system for high performance induction motor drives fed by a matrix converter with non-linearity compensation. The nonlinear voltage distortion that is caused by commutation delay and on-state voltage drop in switching devices is corrected by a new matrix converter model. A Reduced Order Extended Luenberger Observer (ROELO) is employed to bring better response in the whole speed operation range and a method to select the observer gain is presented. Experimental results are shown to illustrate the performance of the proposed system.

• Journal of Power Electronics
• /
• v.16 no.1
• /
• pp.190-204
• /
• 2016

An active front end (AFE) is required for a three-phase induction motor (IM) fed by a voltage source inverter (VSI), because of the increasing need to derive quality current from the utility end without sacrificing the power factor (PF). This study investigates a proportional-plus-integral (PI) controller based AFE topology that uses a super-lift converter (SLC). The significance of the proposed SLC, which converts rectified AC supply to geometrically proceed ripple-free DC supply, is explained. Variations in several power quality parameters in the intended IM drive for 0% and 100% loading conditions are demonstrated. A simulation is conducted by using MATLAB/Simulink software, and a prototype is built with a field programmable gate array (FPGA) Spartan-6 processor. Simulation results are correlated with the experimental results obtained from a 0.5 HP IM drive prototype with speed feedback and a voltage/frequency (V/f) control strategy. The proposed AFE topology using SLC is suitable for three-phase IM drives, considering the supply end PF, the DC-link voltage and current, the total harmonic distortion (THD) in supply current, and the speed response of IM.

• Journal of Power Electronics
• /
• v.14 no.4
• /
• pp.704-711
• /
• 2014

This paper proposes a combined fuzzy adaptive sliding-mode voltage controller (FASVC) for a three-phase UPS inverter. The proposed FASVC encapsulates two control terms: a fuzzy adaptive compensation control term, which solves the problem of parameter uncertainties, and a sliding-mode feedback control term, which stabilizes the error dynamics of the system. To extract precise load current information, the proposed method uses a conventional load current observer instead of current sensors. In addition, the stability of the proposed control scheme is fully guaranteed by using the Lyapunov stability theory. It is shown that the proposed FASVC can attain excellent voltage regulation features such as a fast dynamic response, low total harmonic distortion (THD), and a small steady-state error under sudden load disturbances, nonlinear loads, and unbalanced loads in the existence of the parameter uncertainties. Finally, experimental results are obtained from a prototype 1 kVA three-phase UPS inverter system via a TMS320F28335 DSP. A comparison of these results with those obtained from a conventional sliding-mode controller (SMC) confirms the superior transient and steady-state performances of the proposed control technique.

• Proceedings of the KIEE Conference
• /
• 2003.07b
• /
• pp.1166-1168
• /
• 2003

In most power electronic applications, the AC power input provided by the electronic utility needs to first converted to a DC voltage. Such conversion is accomplished by a diode rectifier due to its circuit simplicity and low cost. However, since diode rectifiers have some intrinsic problems such as low power factor and high harmonic distortion, a wide use of such rectifiers may cause noises, malfunction and heat damage in both electrical power systems and electrical machinery systems. This paper proposes soft switched three-phase single switch boost-type converter. The proposed circuit can perform Zero Voltage Switched(ZVS) without using any current and voltage sensors. For this circuit, both simulation and experiments have been performed. The results not only confirmed the ZVS but also indicated that, compared to the conventional hard switched converter, the prosed circuit can improve the efficiency as much as 1.7 to 4.7[%] while keeping the same high power factor and small harmonic distortion in their AC input.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.906-909
• /
• 2006

This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented in a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.8
• /
• pp.1887-1894
• /
• 2010

This paper proposes a new switched-capacitor sigma-delta modulator for automotive radars. Developed modulator is used to perform high-resolution analog-to-digital conversion (ADC) of high frequency band signal in a radar system. It has supply voltage of 2.7V, and has body-effect compensated switch configuration with low voltage and low distortion. The modulator has been implemented in a $0.25{\mu}m$ double-poly and triple-metal standard CMOS process, and it has die area of $1.9{\times}1.5mm^{2}$. It showed better total harmonic distortion of 20dB than the conventional bootstrapped circuit at the supply voltage of 2.7V.