• Journal of information and communication convergence engineering
• /
• 제3권4호
• /
• pp.187-190
• /
• 2005

High aspect ratio via-hole etching process has emerged as one of the most crucial means to increase component density for ULSI devices. Because of charge accumulation in via-hole, this sophisticated and important process still hold several problems, such as etching stop and loading effects during fabrication of integrated circuits. Indeed, the concern actually depends on accumulated charge. For monitoring accumulated charge during plasma etching process, charge-up monitoring sensor was fabricated and tested under some plasma conditions. This paper presents a neural network-based technique for analyzing and modeling several electrical performance of plasma charge-up monitoring sensor.

• 한국표면공학회지
• /
• 제24권4호
• /
• pp.196-205
• /
• 1991

Multi-level thin films are very important in ULSI applications because of their high electromigration resistance. This study presents the effects of titanium, titanium nitride and titanium tungsten underlayers of the stability of multi-aluminum thin films during isothermal annealing. High purity Al(99.999%) films have been electron-beam evaporated on Ti, TiN, TiW films formed on SiO2/Si (P-type(100))-wafer substrates by RF-sputtering in Ar gas ambient. The hillock growth was increased with annealing temperatures. Growth of hillocks was observed during isothermal annealing of the thin films by scanning electron microscopy. The hillock growth was believed to appear due to the recrystallization process driven by stress relaxation during isothermal annealing. Thermomigration damage was also presented in thin films by grain boundary grooving processes. It is shown that underlayers of Al/TiN/SiO2, Al/TiW/SiO2 thin films are preferrable to Al/SiO2 thin film metallization.

• 마이크로전자및패키징학회지
• /
• 제9권3호
• /
• pp.1-6
• /
• 2002

A low temperature process technology of copper thin films has been developed by a chemical vapor deposition technology for multi-level metallzations in ULSI fabrication. The copper films were deposited on TiN/Si substrates in helium atmosphere with the substrate temperature between $130^{\circ}C$ and $250^{\circ}C$. In order to get more reliable metallizations, effects on the post-annealing treatment to the electrical properties of the copper films have been investigated. The Cu films were annealed at the $5 \times10^{-6}$ Torr vacuum condition and the electrical resistivity and the nano-structures were measured for the Cu films. The electrical resistivity of Cu films shown to be reduced by the post-annealing. The electrical resistivity of 2.0 $\mu \Omega \cdot \textrm{cm}$ was obtained for the sample deposited at the substrate temperature of $180^{\circ}C$ after vacuum annealed at $300^{\circ}C$. The resistivity variations of the films was not exactly matched with the size of the nano-structures of the copper grains, but more depended on the contamination of the copper films.

• 전자공학회논문지A
• /
• 제30A권12호
• /
• pp.43-50
• /
• 1993

Three-dimensional simulator for the ion implantation process is developed. The simulator based on an analytical model which would be a choice with high computational efficiency and accuracy. This is an important issue for the simulation of a numerous number of processing steps required in the fabrication of ULSI or GSI. The model can explain scattering and bulk channeling mechanism (1D). It can also explain depth dependent lateral diffusion effect(2D) and mask effect(3D). The model is consist of one-dimensional JPD(Joined Pearson Distribution) function and two-dimensional modified Gaussian functions. Final implanted profiles under typical mask structures such as hole, line and island structure are obtained with varying ion species.

• Transactions on Electrical and Electronic Materials
• /
• 제5권6호
• /
• pp.233-236
• /
• 2004

Copper metallization has been used in high-speed logic ULSI devices instead of the conventional aluminum alloy metallization. One of the key issues in copper CMP is the development of slurries that can provide high removal rates. In this study, the effects of slurry chemicals and pH for slurry dispersion stability on Cu CMP process characteristics have been performed. The experiments of copper slurries containing each different alumina and colloidal silica particles were evaluated for their selectivity of copper to TaN and $SiO_{2}$ films. Furthermore, the stability of copper slurries and pH are important parameters in many industries due to problems that can arise as a result of particle settling. So, it was also observed about several variables with various pH.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1998년도 춘계학술대회 논문집
• /
• pp.71-74
• /
• 1998

In this Paper, we investigate the electrical properties of ultra-thin(70${\AA}$) nitrided(NO) and reoxidized nitrided oxide(ONO) film that ale considered to be premising candidates for replacing conventional silicon dioxide film in ULSI level integration. we studied I$\sub$g/-V$\sub$g/ characteristics to know the effect of nitridation and reoxidation on the current conduction, leakage current time-dependent dielectric breakdown(TDDB) to evaluate charge-to-breakdown(Q$\sub$bd/), and the effect of stress temperature(25, 50, 75, 100$^{\circ}C$) and compared to those with thermal gate oxide(SiO$_2$) of identical thickness. From the measurement results, we find that reoxidized nitrided oxide(ONO) film shows superior dielectric characteristics, leakage current, and breakdown-to-charge(Qbd) performance over the NO film, while maintaining a similar electric field dependence compared to NO layer. Besides, ONO film has strong resistance against variation in temperature.

• 한국전기전자재료학회논문지
• /
• 제11권9호
• /
• pp.705-710
• /
• 1998

Intrinsic gettering is usually to improve wafer quality, which is an important factor for reliable ULSI devices. In order to generate oxygen precipitation in lightly and heavily boron doped silicon wafers with or without high $^75 As^+$ ion implantation, the 2-step annealing method was adopted. After annealing, the were cleaved and etched with th Wright etchant. The morphology of cross section on samples was inspected by FESEM(field emission scanning electron microscopy). The morphology of unimplanted samples was rater rough than that of the implanted. Oxygen precipitation density observed by an optical microscope in lightly boron doped samples was about 3$\times10^6/cm^3$. However, in heavily boron doped samples, the density of oxygen precipitation was largest at $600^{\circ}C$ in 1st annealing, and decreased abruptly until $800^{\circ}C$, But it increased slightly at $1000^{\circ}C$ and was independent with the implantation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.85-86
• /
• 2006

Chemical mechanical polishing (CMP) technology has been widely used for global planarization of multi-level interconnection for ULSI applications. However, the cost of ownership and cost of consumables arc relatively high because of expensive slurry. In this paper, in order to save the costs of slurry, the original silica slurry was diluted by de-ionized water (DIW). And then, $ZrO_2$, abrasives were added in the diluted silica slurry (DSS) in order to promote the mechanical force of diluted slurry. We have also investigate the possibility of mixed abrasive slurry (MAS) for the oxide CMP application.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 추계학술대회 논문집 전기물성,응용부문
• /
• pp.81-82
• /
• 2006

Chemical mechanical polishing (CMP) technology has been widely used for global planarization of multi-level interconnection for ULSI applications. However, the cost of ownership and cost of consumables are relatively high because of expensive slurry. In this paper, so as to investigate the influence of mixed abrasive slurry (MAS), such as $ZrO_2$, $CeO_2$, and $MnO_2$ for Ti-CMP application.

• 한국마이크로전자및패키징학회:학술대회논문집
• /
• 한국마이크로전자및패키징학회 2002년도 춘계 기술심포지움 논문집
• /
• pp.180-182
• /
• 2002

Copper thin films are prepared by a chemical vapor deposition technology for multi-level metallzations in ULSI fabrication. The copper films were deposited on TiN/Si substrates in helium atmosphere with the substrate temperature between $120^{\circ}C$ and $300^{\circ}C$. In order to get more reliable metallizations, effects on the post-annealing treatment to the electrical properties of the copper films have been investigated. The Cu films were annealed at the $5\times$10^{-6}$ Torr vacuum condition, and the electrical resistivity and the nano-structures were measured for the Cu films. The electrical resistivity of Cu films shown to be reduced by the post-annealing. The electrical resistivity of 2.2 $\mu$$\Omega$.cm was obtained for the sample deposited at the substrate temperature of $180^{\circ}C$ after vacuum annealed at $300^{\circ}C$. The resistivity variations of the films was not exactly matched with the size of the nato-structures of the copper grains, but more depended on the deposition temperature of the copper films.