• Title/Summary/Keyword: Time Delay Error

Search Result 635, Processing Time 0.039 seconds

Extended Integral Control with the PID Controller (PID 제어기를 이용한 확장 적분 제어)

  • Moon, Young-Hyun;Jung, Ki-Young;Ryu, Heon-Su;Song, Kyung-Bin
    • Proceedings of the KIEE Conference
    • /
    • 1999.07c
    • /
    • pp.1063-1066
    • /
    • 1999
  • This paper presents an extended integral control with the PID controller by introducing the delay and decaying factors. The convolution integral control scheme is developed by substituting proportional convolution integral controls for the proportional-integral control. So far, the integral part of the PI controller produces a signal that is proportional to the time integral of the input of the controller. The steady-state operation points are affected forever by the errors in the past due to the input signal containing the information of the errors in the past. These phenomina may cause some disturbances for other control purposes related to the given PI control. Introduction of forgetting factors of the error in the past can resolve the disturbance problems. Various forgetting factors are developed using the delay, the decaying factors, and the combination of the delay and the decaying factors. The proposed various extended integral control schemes can be applicable to corresponding PI control designs in which the error in the past may badly affect to the current steady-state operation points and may cause some disturbances for other control purposes.

  • PDF

A simulator for delay-time and bit error generation on geostationary satellite communication link (정지궤도 위성채널 지연과 비트에러 발생 시뮬레이터)

  • Park, Gyeong-Yeol
    • Journal of Satellite, Information and Communications
    • /
    • v.1 no.1
    • /
    • pp.20-25
    • /
    • 2006
  • The link of Geostationary Communication Satellite has transit delay and noise environments by physical distance. This situation exerts an influence on the degradation of baseband performance of Earth Station. Therefore, it is very important that degradation of baseband performance is grasped previously. This paper is presented that developed the simulator which can evaluate the baseband performance of earth station of a military satellite communication system during the current development. The simulator can mock delay on a satellite channel and bit errors without being used actual satellite links.

  • PDF

A Voltage Disturbance Detection Method for Computer Application Loads (컴퓨터 응용 부하들을 위한 전압 외란 검출 방법)

  • 최재호
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.245-248
    • /
    • 2000
  • In this paper a novel method for voltage disturbance detection is presented. This is a instantaneous detection method using normalized error get in synchronous reference frame and also it is implemented in digital. Feedback noise the problem of digital implementation is removed by a digital filter of which the time delay is compensated through numerical analysis.

  • PDF

Design of Low-Latency Architecture for AB2 Multiplication over Finite Fields GF(2m) (유한체 GF(2m)상의 낮은 지연시간의 AB2 곱셈 구조 설계)

  • Kim, Kee-Won;Lee, Won-Jin;Kim, HyunSung
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.7 no.2
    • /
    • pp.79-84
    • /
    • 2012
  • Efficient arithmetic design is essential to implement error correcting codes and cryptographic applications over finite fields. This article presents an efficient $AB^2$ multiplier in GF($2^m$) using a polynomial representation. The proposed multiplier produces the result in m clock cycles with a propagation delay of two AND gates and two XOR gates using O($2^m$) area-time complexity. The proposed multiplier is highly modular, and consists of regular blocks of AND and XOR logic gates. Especially, exponentiation, inversion, and division are more efficiently implemented by applying $AB^2$ multiplication repeatedly rather than AB multiplication. As compared to related works, the proposed multiplier has lower area-time complexity, computational delay, and execution time and is well suited to VLSI implementation.

Correction of the delay faults of command reception in satellite command processor (위성용 명령 처리기의 명령 입수 지연 오류 정정)

  • Koo, Cheol-Hea;Choi, Jae-Dong
    • Proceedings of the KIEE Conference
    • /
    • 2005.05a
    • /
    • pp.194-196
    • /
    • 2005
  • The command processor in satellite handles the capability of the process of command transmitted from ground station and deliver the processed data to on board computer in satellite. The command processor is consisted of redundant box to increase the reliability and availability of the capability. At each command processor, the processing time of each command processor is different, so the mismatch of processing time makes it difficult to timely synchronize the reception to on board computer and even will be became worse under the command processor's fault. To minimize the tine loss induced by the command processor's fault on board computer must analyze the time distribution of command propagation. This paper presents the logic of minimizing the delay error of command propagation the logic of analyzing the output of command processor.

  • PDF

A Study on the Supervisory Control System Using Computer Graphic Simulation (컴퓨터 그래픽 시뮬레이션을 이용한 감독자(監督者) 제어(制御)에 관한 연구(硏究))

  • Lee, Sun-Yo;Sim, Seon-Mo
    • Journal of the Ergonomics Society of Korea
    • /
    • v.4 no.2
    • /
    • pp.11-15
    • /
    • 1985
  • Nowadays, there are many situations which the conventional control system can't be applied any more (e.g. nuclear waste disposal sites, radioactive laboratories, the deep ocean and the vacuum of the outer space). New control system must be considered such as supervisory control system in those environment. Using computer graphic robot simulation, supervisory control which can cope with this situation is compared to manual control. As a performance measure of these comparisons, task time and task error are used. And task difficulties and time delay are considered as a variation factor. According to the result of this study, supervisory control is superior to manual control generally. Especially in the situation including task difficulties and time delay, the superiority is much greater.

  • PDF

H State Estimation of Static Delayed Neural Networks with Non-fragile Sampled-data Control (비결함 샘플 데이타 제어를 가지는 정적 지연 뉴럴 네트웍의 강인 상태추정)

  • Liu, Yajuan;Lee, Sangmoon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.66 no.1
    • /
    • pp.171-178
    • /
    • 2017
  • This paper studies the state estimation problem for static neural networks with time-varying delay. Unlike other studies, the controller scheme, which involves time-varying sampling and uncertainties, is first employed to design the state estimator for delayed static neural networks. Based on Lyapunov functional approach and linear matrix inequality technique, the non-fragile sampled-data estimator is designed such that the resulting estimation error system is globally asymptotically stable with $H_{\infty}$ performance. Finally, the effectiveness of the developed results is demonstrated by a numerical example.

Design of Dead Time Compensator with Robustness (강인한 특서을 갖는 지연시간 보상기의 설계)

  • 박귀태;이기상;김성호
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.41 no.2
    • /
    • pp.199-208
    • /
    • 1992
  • MIESF(Modified Integral Error and State Feedback) controller suggested in order to control the processes with time delay is the control scheme that combines Smith predictor and IESF(Integral Error and State Feedback). This control scheme has better performance than the conventional PID controller incorporating Smith predictor with respect to the robustness and control performance for the modelling error. MIESF controller can be simply designed by pole assignment algorithm. BUT in such a case, it is difficult to find proper poles which gurantee robustness with respect to process parameter uncertainties. In order to solve the aforementioned difficulties, we suggest a new design method for MIESF controller and show the validity of the proposed design method.

A state estimator design for servo system with delayed input (지연입력을 가진 서보시스템의 상태추정자 설계)

  • Kong, Jeong-Ja;Huh, Uk-Youl;Jeong, Kab-Kyun
    • Proceedings of the KIEE Conference
    • /
    • 1998.07b
    • /
    • pp.537-540
    • /
    • 1998
  • This thesis deals with the design problem of the state estimator for digital servo system. Digital servo system has input time delay, which depends on the size of control algorithm. The delayed input is a factor that brings out the state estimation error. So, in order to reduce this state estimation error of the system, we proposes a state estimator in which the delayed input of the system is considered. At first, a discrete-time state-space model is established accounting for the delayed input. Next, the state estimator is designed based on this model. we employ Kalman filter algorithm in design of the state estimator. The performance of proposed state estimator is exemplified via some simulations and experiment for servo system. And robustness of the proposed estimator to modelling error by variation of the system parameter is also shown in these simulations.

  • PDF

Performance of UWB Ranging in Multipath and Multiuser Environments (다중경로 다중사용자 환경에서의 초광대역 거리추정의 성능 분석)

  • Lee Joon-Yong;Yoo Sungyul
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.12C
    • /
    • pp.1125-1132
    • /
    • 2005
  • Ultra-wideband (UWB) ranging poses a set of time delay estimation problems for designers. The possibility of a large error can be a challenging problem for accurate ranging and positioning. An approximate analysis of large error performance of UWB ranging in multipath and multiuser environments is posed. Both analytical and experimental approaches are taken to evaluate the large error variance in a correlation-based serial search scenario.