• JSTS:Journal of Semiconductor Technology and Science
• /
• v.8 no.3
• /
• pp.221-226
• /
• 2008

A new two dimensional (2-D) analytical model for the Threshold Voltage on dual material surrounding gate (DMSG) MOSFETs is presented in this paper. The parabolic approximation technique is used to solve the 2-D Poisson equation with suitable boundary conditions. The simple and accurate analytical expression for the threshold voltage and sub-threshold swing is derived. It is seen that short channel effects (SCEs) in this structure is suppressed because of the perceivable step in the surface potential which screens the drain potential. We demonstrate that the proposed model exhibits significantly reduced SCEs, thus make it a more reliable device configuration for high speed wireless communication than the conventional single material surrounding gate (SMSG) MOSFETs.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2012.10a
• /
• pp.283-284
• /
• 2012

In this work, a special technique called dielectric filling was carried out in order to reduce sub-threshold leakage current inside double-gated n-channel MOSFET. This calibration was done by using SILVACO Atlas(TCAD), and the result showed quite a good performance compared to the conventional double-gate MOSFET.

• Journal of information and communication convergence engineering
• /
• v.5 no.1
• /
• pp.45-49
• /
• 2007

The analytical transport model in subthreshold regime for double gate MOSFET has been presented to analyze the short channel effects such as subthreshold swing, threshold voltage roll-off and drain induced barrier lowering. The present approach includes the quantum tunneling of carriers through the source-drain barrier. Poisson equation is used for modeling thermionic emission current, and Wentzel-Kramers-Brillouin approximations are applied for modeling quantum tunneling current. This model has been used to investigate the subthreshold operations of double gate MOSFET having the gate length of the nanometer range with ultra thin gate oxide and channel thickness under sub-20nm. Compared with results of two dimensional numerical simulations, the results in this study show good agreements with those for subthreshold swing and threshold voltage roll-off. Note the short channel effects degrade due to quantum tunneling, especially in the gate length of below 10nm, and DGMOSFETs have to be very strictly designed in the regime of below 10nm gate length since quantum tunneling becomes the main transport mechanism in the subthreshold region.

• Proceeding of EDISON Challenge
• /
• 2016.03a
• /
• pp.292-294
• /
• 2016

이황화몰리브덴을 활용한 전계효과트랜지스터(Field Effect Transistor)는 채널 물질의 우수한 특성으로 차세대 저전력 고성능 스위치와 광전소자로 주목받고있다. Underlap 게이트 구조에서 게이트 길이(L_G), 절연체 두께(T), 절연체 상대유전율(${\varepsilon}_r$)에 따라 변화하는 소자특성을 분석하여 저전력 고성능 $MoS_2$ 전계효과트랜지스터를 위한 게이트 구조 최적화방법을 모색하였다. EDISON simulator 중 Tight-binding NEGF 기반 TMD FET 소자 성능 및 특성 해석용 S/W를 활용하여 게이트 구조에 따른 게이트 전압 - 드레인 전류 상관관계(transfer characteristic)를 얻고, Y-function method를 이용하여 채널 유효전하이동도(Effective Mobility), Sub-threshold Swing, on/off 전류비(on/off current ratio)를 추출하여 비교 분석하였다. 시뮬레이션으로 추출한 소자의 최대 채널 유효전하이동도는 $37cm^2V^{-1}s^{-1}$, on/off 전류비는 $10^4{\sim}10^5$, Sub-threshold Swing은 ~38mV/dec 수준을 보였다.

• Journal of Sensor Science and Technology
• /
• v.29 no.4
• /
• pp.275-278
• /
• 2020

In this study, we evaluated the temperature-dependent characteristics of homojunction InGaAs vertical Fin-shaped Tunnel Field-Effect Transistors (Fin TFETs), which were fabricated using a novel nano-fin patterning technique in which the Au electroplating and the high-temperature InGaAs dry-etching processes were combined. The fabricated homojunction InGaAs vertical Fin TFETs, with a fin width and gate length of 60 nm and 100 nm, respectively, exhibited excellent device characteristics, such as a minimum subthreshold swing of 80 mV/decade for drain voltage (V_DS) = 0.3 V at 300 K. We also analyzed the temperature-dependent characteristics of the fabricated TFETs and confirmed that the on-state characteristics were insensitive to temperature variations. From 77 K to 300 K, the subthreshold swing at gate voltage (V_GS) = threshold voltage (V_T), and it was constant at 115 mV/decade, thereby indicating that the conduction mechanism through band-to-band tunneling influenced the on-state characteristics of the devices.

• Journal of Sensor Science and Technology
• /
• v.31 no.4
• /
• pp.271-277
• /
• 2022

We analyzed the effects of the interface trap on the output characteristics of an inversion mode n-channel GaN Schottky barrier (SB)-MOSFET based on the N_it distribution using TCAD simulation. As interface trap number density (N_it) increased, the threshold voltage increased while the drain current density decreased. Under N_it=5.0×10¹⁰ cm^-2 condition, the threshold voltage was 3.2 V for V_DS=1 V, and the drain current density reduced to 2.4 mA/mm relative to the non-trap condition. Regardless of the N_it distribution type, there was an increase in the subthreshold swing (SS) following an increase in N_it. Under U-shaped N_it distribution, it was confirmed that the SS varied depending on the gate voltage. The interface fixed charge (Q_f) caused an shift in the threshold voltage and increased the off-state current collectively with the surface trap. In summary, GaN SB-MOSFET can be a building block for high power UV optoelectronic circuit provided the surface state is significantly reduced.

• Proceedings of the Polymer Society of Korea Conference
• /
• 2006.10a
• /
• pp.170-170
• /
• 2006

[ ${\pi}-conjugated$ ] organic and polymeric semiconductors are receiving considerable attention because of their suitability as an active layer for electronic devices. An organic inverter with a full swing and a high gain can be obtained through the good qualities of the transfer characteristics of organic thin-film transistors (OTFTs); for example, a low leakage current, a threshold voltage ($V_{th}$) close to 0 V, and a low sub-threshold swing. One of the most critical problems with traditional organic inverters is the high operating voltage, which is often greater than 20 V. The high operating voltage may result in not only high power consumption but also device instabilities such as hysteresis and a shift of $V_{th}$ during operation. In this paper, low-voltage and little-hysteresis pentacene OTFTs and inverters in conjunction with PEALD $Al_{2}O_{3}\;and\;ZrO_{2}$ as the gate dielectrics are demonstrated and the relationships between the transfer characteristics of OTFT and the voltage transfer characteristics (VTCs) of inverter are investigated.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• v.9 no.2
• /
• pp.887-890
• /
• 2005

The double gate(DG) MOSFET is a promising candidate to further extend the CMOS scaling and provide better control of short channel effect(SCE). DGMOSFETs, having ultra thin updoped Si channel for SCEs control, are being validated for sub-20nm scaling, A channel effects such as the subthreshold swing(SS), and the threshold voltage roll-off(${\Delta}V_{th}$). The propsed model includes the effects of thermionic emission and quantum tunneling of carriers through the source-drain barrier. The proposed model is used to design contours for gate length, channel thickness, and gate oxide thickness.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.243.1-243.1
• /
• 2013

본 연구에서는 산소 분압과 열처리 온도에 따른 ITZO 박막 트랜지스터의 전기적 특성 향상을 목적으로 실험을 진행하였다. 1) ITZO 박막 증착 시 산소 분압 가변($O_2/(Ar+O_2)$ 30~40%), 열처리 온도 고정($350^{\circ}C$)과 2) ITZO 박막 증착 시 산소 분압 고정(30%), 열처리 온도($200{\sim}400^{\circ}C$)를 가변하여 실험을 진행하였다. 두 실험 모두 특성향상을 위해 산소 분위기에서 열처리를 진행하였다. 산소의 분압이 증가할수록 산소 빈자리를 채우면서 전자 농도가 감소하여 채널 전도 효과가 줄어들면서 Hump 현상이 발생하였고, 스윙이 증가, 문턱 전압이 음의 방향으로 이동하였다. 이에 $O_2/(Ar+O_2)$)의 30%에서 30%일때, 문턱전압은 1.98 V, 전계 효과 이동도는 28.97 $cm2/V{\cdot}s$, sub-threshold swing은 280 mv/dec, on-off 비율은 ~107로 가장 우수한 전기적 특성을 보였다. 또한 열처리 온도 가변 시 $400^{\circ}C$에서 전계 효과 이동도는 28.97 $cm^2/V{\cdot}s$로 $200^{\circ}C$의 전계 효과 이동도는 11.59 $cm^2/V{\cdot}s$에 비해 약 3배 증가하였고, 소자의 스위칭 척도인 sub-threshold swing은 약 180 mv/dec 감소하였다. 문턱 전압은 0.97V, on-off ratio는 약 107을 보였다. 동일한 산소 분압의 분위기에서 $400^{\circ}C$ 열처리 시 가장 우수한 전기적 특성을 보였고, 저온 공정으로 인한 플렉서블 디스플레이 투명 디스플레이 적용 가능성을 확인하였다.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.525-526
• /
• 2008

This paper proposes a new high-speed level shifter using a special high voltage device with low threshold voltage. Also, novel low voltage swing method is proposed. The high voltage device is a standard LDMOS(Laterally Diffused MOS) device in a $0.18{\mu}m$ CMOS process without adding extra mask or process step to realize it. A level shifter uses 5V LDMOSs as voltage clamps to protect 1.8V NMOS switches from high voltage stress the gate oxide. Also, level-up transition from 1.8V to 5V takes only 1.5ns in time. These circuits do not consume static DC power, therefore they are very suitable for low-power and high-speed interfaces in the deep sub-quarter-micron CMOS technologies.