• Title/Summary/Keyword: SoC Platform

Search Result 228, Processing Time 0.028 seconds

A Development of Semantic Connected Service between Vehicles and Things for IoV (차량 인터넷 기술을 위한 시맨틱 차량-사물 연결 서비스 구현)

  • Ryu, Minwoo;Cha, Siho
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.14 no.4
    • /
    • pp.27-33
    • /
    • 2018
  • The recent efforts in academia and industry represent a paradigm shift that will extend the IoT from the home environment so that it is interoperable with the Internet of Vehicles (IoV). IoV is a special kind of IoT. It allows to connect between vehicle and things located in infrastructure. Furthermore, IoV enable to create new intelligent services through collaboration with existing various services such as smart city and connected home. In this paper, we develop a service in order to realize IoV. To this end, we design a novel vehicle service platform which could automatical controlling the IoT device according to drivers' voice. To show practical usability of our proposed platform, we develop a prototype service could be call car-to-thing (C2T). We expect that our proposed platform could eventually contribute to realizing IoV.

Implementation of Mobile WiMAX Receiver using Mobile Computing Platform for SDR System (모바일 컴퓨팅 플랫폼을 이용한 SDR 기반 MOBILE WIMAX 수신기 구현)

  • Kim, Han Taek;Ahn, Chi Young;Kim, June;Choi, Seung Won
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.8 no.1
    • /
    • pp.117-123
    • /
    • 2012
  • This paper implements mobile Worldwide Interoperability for Microwave Access (WiMAX) receiver using Software Defined Radio (SDR) technology. SDR system is difficult to implement on the mobile handset because of restrictions that are computing power and under space constraints. The implemented receiver processes mobile WiMAX software modem on Open Multimedia Application Platform (OMAP) System on Chip (SoC) and Field Programmable Gate Array (FPGA). OMAP SoC is composed of ARM processor and Digital Signal Processor (DSP). ARM processor supports Single Instruction Multiple Data (SIMD) instruction which could operate on a vector of data with a single instruction and DSP is powerful image and video accelerators. For this reason, we suggest the possibility of SDR technology in the mobile handset. In order to verify the performance of the mobile WiMAX receiver, we measure the software modem runtime respectively. The experimental results show that the proposed receiver is able to do real-time signal processing.

Design of Defect Diagnosis Platform based on CAN Network for Reliability Improvement of Vehicle SoC (차량용 SoC의 신뢰성 향상을 위한 CAN 통신 기반의 고장진단 플랫폼 설계)

  • Hwang, Doyeon;Kim, Dooyoung;Park, Sungju
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.10
    • /
    • pp.47-55
    • /
    • 2015
  • To verify the function of vehicle is becoming more and more difficult because many electronic control units have been embedded in vehicle with development of electronics industry. The reliability of vehicle should be considered above all important because malfunction of vehicle can cause damage of human life. In this paper, defect diagnosis platform based on CAN network is proposed to improve the reliability of vehicle. Reliability of vehicle is significantly increased by adopting the structural test via dedicated test path after manufacturing. Besides, the test cost is reduced because additional test pins are not required.

Smart Flying-Disc Monitoring System with IoT Technology (IoT 기술이 적용된 스마트 플라잉 디스크 모니터링 시스템 구축)

  • Lee, Jung-Chul;Jang, Young-Jong;Hwang, Tae-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.14 no.5
    • /
    • pp.991-1000
    • /
    • 2019
  • The flying-disc game has started since 1940. It has been spreading rapidly in Korea since 2007, mainly in elementary schools. Additionally, as sports science has been developed, research on flying discs has been continued to build a monitoring system for technological improvement and efficiency. In this paper, we acquire information on the user's flying-disc using 9-axis motion sensor and GPS. Then we propose a method for wireless transmission using Bluetooth 5.0. Specifically, the HW platform was designed and implemented not only to monitor a real-time data but also to compare and analyze rotational speed, flight trajectory, and a count of disc rotation through post-processing.

Design and Verification of IEEE 802.11a Baseband Processor (IEEE 802.11a 기저대역 프로세서의 설계 및 검증)

  • Kim, Sang-In;Kim, Su-Young;Seo, Jung-Hyun;Yun, Tae-Il;Lee, Je-Hoon;Cho, Kyoung-Rok
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.6 s.360
    • /
    • pp.9-17
    • /
    • 2007
  • This paper shows an implementation of the baseband processor compliant with the IEEE 802.11a standard. Some innovative techniques are proposed to fulfill the mandatory requirements of the standard. For verification and analysis of this design, we use a Platform-based SoC (system on chip) environment. The entire system consists of test-board for the baseband processor chip and the SoC platform for implementing MAC (medium access control).

A Development of JPEG-LS Platform for Mirco Display Environment in AR/VR Device. (AR/VR 마이크로 디스플레이 환경을 고려한 JPEG-LS 플랫폼 개발)

  • Park, Hyun-Moon;Jang, Young-Jong;Kim, Byung-Soo;Hwang, Tae-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.14 no.2
    • /
    • pp.417-424
    • /
    • 2019
  • This paper presents the design of a JPEG-LS codec for lossless image compression from AR/VR device. The proposed JPEG-LS(: LosSless) codec is mainly composed of a context modeling block, a context update block, a pixel prediction block, a prediction error coding block, a data packetizer block, and a memory block. All operations are organized in a fully pipelined architecture for real time image processing and the LOCO-I compression algorithm using improved 2D approach to compliant with the SBT coding. Compared with a similar study in JPEG-LS, the Block-RAM size of proposed STB-FLC architecture is reduced to 1/3 compact and the parallel design of the predication block could improved the processing speed.

Effective SoC Architecture of a VDP for full HD TVs (Full HD TV를 위한 효율적인 VDP SoC 구조)

  • Kim, Ji-Hoon;Kim, Young-Chul
    • Smart Media Journal
    • /
    • v.1 no.1
    • /
    • pp.1-9
    • /
    • 2012
  • This Paper proposes an effective SoC hardware architecture implementing a VDP for Full HD TVs. The proposed architecture makes real time video processing possible with supporting efficient bus architecture and flexible interface. Video IP cores in the VDP are designed to provide a high quality of improved image enhancement function. The Avalon interface is adopted to guarantee real-time capability to IPs as well as SoC integration. This leads to reduced design time and also enhanced designer's convenience due to the easiness in IP addition, deletion, and revision for IP verification and SoC integration. The embedded software makes it possible to implement flexible real-time system by controlling setting parameter details and data transmitting schemes in real-time. The proposed VDP SoC design is implemented on Cyclon III SoPC platform. The experimental results show that our proposed architecture of the VDP SoC successfully provides required quality of Video image by converting SD level input to Full HD level image.

  • PDF

Design and Implementation of a Face Recognition System-on-a-Chip for Wearable/Mobile Applications

  • Lee, Bongkyu
    • Journal of Korea Multimedia Society
    • /
    • v.18 no.2
    • /
    • pp.244-252
    • /
    • 2015
  • This paper describes the design and implementation of a System-on-a-Chip (SoC) for face recognition to use in wearable/mobile products. The design flow starts from the system specification to implementation process on silicon. The entire process is carried out using a FPGA-based prototyping platform environment for design and verification of the target SoC. To ensure that the implemented face recognition SoC satisfies the required performances metrics, time analysis and recognition tests were performed. The motivation behind the work is a single chip implementation of face recognition system for target applications.

Design and Implementation of Hardware for various vision applications (컴퓨터 비전응용을 위한 하드웨어 설계 및 구현)

  • Yang, Keun-Tak;Lee, Bong-Kyu
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.1
    • /
    • pp.156-160
    • /
    • 2011
  • This paper describes the design and implementation of a System-on-a-Chip (SoC) for pattern recognition to use in embedded applications. The target Soc consists of LEON2 core, AMBA/APB bus-systems and custom-designed accelerators for Gaussian Pyramid construction, lighting compensation and histogram equalization. A new FPGA-based prototyping platform is implemented and used for design and verification of the target SoC. To ensure that the implemented SoC satisfies the required performances, a pattern recognition application is performed.

A ASIC Design of SoC Platform with Embedded RISC Processor using BTB Branch Prediction (분기예측기법을 적용한 임베디드 RISC 프로세서 기반 SoC 플랫폼의 ASIC 설계)

  • Lee, Byung-Yup;Jung, Youn-Jin;Ryoo, Kwang-Ki
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2009.11a
    • /
    • pp.55-56
    • /
    • 2009
  • 내장형 프로세서에 대한 기능요구사항이 날로 증가함에 따라 데이터 처리량을 늘리기 위한 많은 연구들이 지속되어 왔으며, 그중 파이프라인의 컨트롤 해저드로 인한 성능저하를 최소화하기 위한 분기 예측 기법이 다양한 방식으로 제안되어 왔다. 본 논문에서는 분기예측 방법으로서 구현이 간단하고 분기 예측률이 높은 BTB 방식을 32비트 프로세서에 적용하고, 해당 프로세서를 사용하는 SoC 플랫폼을 구성하여 분기예측기법 사용으로 인한 성능향상을 측정하고, 0.18um ASIC 공정을 적용하여 SoC 플랫폼을 구현한 결과를 제시한다.