• Title/Summary/Keyword: Sinusoidal pulse-width modulation

검색결과 77건 처리시간 0.027초

병실 냉.난방장치용 태양 위치 추적기를 이용한 태양광 발전시스템에 관한 연구 (A study on Photovoltaic System to Considers a Solar Position Tracker for Air Conditioner a Clinic room)

  • 황락훈;나승권
    • 한국산학기술학회논문지
    • /
    • 제8권6호
    • /
    • pp.1355-1362
    • /
    • 2007
  • 본 논문에서는 태양광 발전의 효율을 높이기 위하여 센서와 마이크로프로세서를 이용한 태양광 위치추적 장치를 설계하여 고정 방식의 태양광 발전과 위치 추적 방식의 태양광 발전에 대하여 비교해 보았으며, 태양전지에 대한 특성 해석과 수학적 모델링을 통한 시뮬레이션을 행하여 태양전지 특성 사양과 비교해 보았다. 또한 전력변환 시스템을 Boost 컨버터와 전압형 인버터로 구성하여 각각에 대하여 실험하였으며, Boost 컨버터 제어에서 최대 전력점 추적을 위해 일정전압 제어법을 사용하였다. 인버터의 제어에서는 SPWM(Sinusoidal Pulse Width Modulation) 제어법을 사용하여 실험하여 좋은 결과를 나타내었다.

  • PDF

Optimized Space Vector Pulse-width Modulation Technique for a Five-level Cascaded H-Bridge Inverter

  • Matsa, Amarendra;Ahmed, Irfan;Chaudhari, Madhuri A.
    • Journal of Power Electronics
    • /
    • 제14권5호
    • /
    • pp.937-945
    • /
    • 2014
  • This paper presents an optimized space vector pulse-width modulation (OSVPWM) technique for a five-level cascaded H-bridge (CHB) inverter. The space vector diagram of the five-level CHB inverter is optimized by resolving it into inner and outer two-level space vector hexagons. Unlike conventional space vector topology, the proposed technique significantly reduces the involved computational time and efforts without compromising the performance of the five-level CHB inverter. A further optimized (FOSVPWM) technique is also presented in this paper, which significantly reduces the complexity and computational efforts. The developed techniques are verified through MATLAB/SIMULINK. Results are compared with sinusoidal pulse-width modulation (SPWM) to prove the validity of the proposed technique. The proposed simulation system is realized by using an XC3S400 field-programmable gate array from Xilinx, Inc. The experiment results are then presented for verification.

공간벡터변조방식에 의한 AFE정류기의 전류제어 (Current Control for an AFE Rectifier Using Space Vector PWM)

  • 전철환;허재정;윤경국;유희한;김성환
    • 해양환경안전학회지
    • /
    • 제25권4호
    • /
    • pp.498-503
    • /
    • 2019
  • 해양산업분야에서는 극심한 대기오염으로 인하여 전기추진선박에 대한 관심이 높아지고 있다. 이로 인해 선내 전력품질의 저하를 개선하기 위한 연구가 활발히 진행되고 있다. 기존 DFE 정류기의 입력전류 고조파 함유량을 완화시키기 위해 수동형필터, 노치필터, 능동형필터 등을 이용한 다양한 방법이 등장하였다. 그 중에서도 능동필터의 일종인 AFE(Active Front End) 정류장치가 우수한 기술로써 평가받고 있다. 본 논문에서는 공간벡터변조에 의한 AFE정류장치의 전류제어방식을 제안하였다. 기존의 히스테리시스 방식, 삼각파 변조방식 및 공간벡터변조방식을 PSIM을 사용해 시뮬레이션을 수행하여 비교, 분석하였고, 그 결과 공간벡터변조방식이 구조가 간단하고 성능이 가장 우수함을 확인하였다.

역률 보정을 위한 정현 컨버터의 효율개선 (An Efficiency improvement of Sinusoidal Converter for Power Factor Corection)

  • 서재호;이희승
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1997년도 전력전자학술대회 논문집
    • /
    • pp.432-435
    • /
    • 1997
  • This Paper proposes a novel sinusoidal converter which improves input power factor and input current waveform without any complicated switching modulation such as a pulse width modulation or a complicated feed-back control. It is composed of a full bridge diode, a pair of capacitors, a pair of inductors and a pair of switching devices. The configuration and control strategy are both simple however, the sinusoidal converter effectively reduces reactive power and hamonics included in a input line current. Excellent behavior of the proposed converter is verified by theoretical analysis and experimental results.

  • PDF

A Novel SVPWM Strategy Considering DC-link Balancing for a Multi-level Voltage Source Inverter

  • Kim, Rae-Young;Lee, Yo-Han;Hyun, Dong-Seok
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
    • /
    • pp.159-164
    • /
    • 1998
  • This paper proposes a SVPWM (space vector pulse width modulation) strategy for a multi-level voltage source inverter. This strategy is easily implemented as SPWM (sinusoidal pulse width modulation) and has the same DC-link voltage utilization as general SVPWM. The method to keep the voltage balancing of DC-link also is proposed by the analysis model of DC-link voltage fluctuation. The usefulness of the proposed SVPWM is verified through the simulation.

  • PDF

Programmable Ministep Drive

  • Thedmolee, Sunhapitch;Pongswatd, Sawai;Kummool, Sart;Ukakimapurn, Prapart
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2003년도 ICCAS
    • /
    • pp.2274-2277
    • /
    • 2003
  • A cylindrical permanent magnet inside the four-phase permanent magnet (PM) stepping motor is employed as the rotor. The stator has four teeth around, which its coils are wound. The mode of excitation can be classified into 3 modes: single-phase excitation, two-phase excitation and ministep excitation. The ministep drive is a method to subdivide one step into several small steps by means of electronics. The paper presents the programmable ministep technique drive. This technique decodes the results obtained from the counter to locate the data in Read Only Memory (ROM). The Sinusoidal Pulse Width Modulation (SPWM) is transformed to binary file and saved to the ROM. The experiment is performed with the four-phase PM stepping motor and drives from a two-phase programmable sinusoidal ministep signal, instead of square wave. The results show that the performances of the proposed programmable ministep technique drive have high efficiency, smooth step motion, and high speed response. Moreover, the resolution of sinusoidal ministep signal can be controlled by the input frequency (f command).

  • PDF

Fast Voltage-Balancing Scheme for a Carrier-Based Modulation in Three-Phase and Single-Phase NPC Three-Level Inverters

  • Chen, Xi;Huang, Shenghua;Jiang, Dong;Li, Bingzhang
    • Journal of Electrical Engineering and Technology
    • /
    • 제13권5호
    • /
    • pp.1986-1995
    • /
    • 2018
  • In this paper, a novel neutral-point voltage balancing scheme for NPC three-level inverters using carrier-based sinusoidal pulse width modulation (SPWM) method is developed. The new modulation approach, based on the obtained expressions of zero sequence voltage in all six sectors, can significantly suppress the low-frequency voltage oscillation in the neutral point at high modulation index and achieve a fast voltage-balancing dynamic performance. The implementation of the proposed method is very simple. Another attractive feature is that the scheme can stably control any voltage difference between the two dc-link capacitors within a certain range without using any extra hardware. Furthermore, the presented scheme is also applicable to the single-phase NPC three-level inverter. It can maintain the neutral-point voltage balance at full modulation index and improve the voltage-balancing dynamic performance of the single-phase NPC three-level inverter. The performance of the proposed strategy and its benefits over other previous techniques are verified experimentally.

A Ripple Rejection Inherited RPWM for VSI Working with Fluctuating DC Link Voltage

  • Jarin, T.;Subburaj, P.;Bright, Shibu J V
    • Journal of Electrical Engineering and Technology
    • /
    • 제10권5호
    • /
    • pp.2018-2030
    • /
    • 2015
  • A two stage ac drive configuration consisting of a single-phase line commutated rectifier and a three-phase voltage source inverter (VSI) is very common in low and medium power applications. The deterministic pulse width modulation (PWM) methods like sinusoidal PWM (SPWM) could not be considered as an ideal choice for modern drives since they result mechanical vibration and acoustic noise, and limit the application scope. This is due to the incapability of the deterministic PWM strategies in sprawling the harmonic power. The random PWM (RPWM) approaches could solve this issue by creating continuous harmonic profile instead of discrete clusters of dominant harmonics. Insufficient filtering at dc link results in the amplitude distortion of the input dc voltage to the VSI and has the most significant impact on the spectral errors (difference between theoretical and practical spectra). It is obvious that the sprawling effect of RPWM undoubtedly influenced by input fluctuation and the discrete harmonic clusters may reappear. The influence of dc link fluctuation on harmonics and their spreading effect in the VSI remains invalidated. A case study is done with four different filter capacitor values in this paper and results are compared with the constant dc input operation. This paper also proposes an ingenious RPWM, a ripple dosed sinusoidal reference-random carrier PWM (RDSRRCPWM), which has the innate capacity of suppressing the effect of input fluctuation in the output than the other modern PWM methods. MATLAB based simulation study reveals the fundamental component, total harmonic distortion (THD) and harmonic spread factor (HSF) for various modulation indices. The non-ideal dc link is managed well with the developed RDSRRCPWM applied to the VSI and tested in a proto type VSI using the field programmable gate array (FPGA).

무정전 전원(UPS)설계를 위한 PWN 인버터에 관한 연구 (A Study on the PWN Inverter for the Design of UPS)

  • 이성백;구용회;이종규
    • 한국조명전기설비학회지:조명전기설비
    • /
    • 제2권2호
    • /
    • pp.59-63
    • /
    • 1988
  • 고정 AC 전력전원에서 PWN(Pulse Width Modulation) 기법은 전압과 기본파 주파수를 가변 시키는 데 이용되어 왔다. 종래의 PWN 기법은 전류수, 필터크기 등의 문제점 때문에 PWN 출력 전압파형을 모터 구동 등의 제어 대상에 응용하는 연구가 진행되었다. 그러나 본 논문에서는 출력단 고속 스윗칭 소자를 사용하여 캐리어 주파수를 10(KHz)-45(KHz)까지 정현 PWN 시키고, 인버터의 출력단 파형은 소용량LPF(Low Pass Filter)를 사용하여 PAM(Pulse Amplitude Modulation)을 얻어냈다. 정현 PWN 제어 회로는 속응성과 제어성을 고려하여 마이크로 프로세서와 아날로그 회로로 혼합구성 하였다. 그리고 실험 결과는 변조도 0.6-1.0까지 변할 때 전압 파형을 관찰했다.

  • PDF

Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique

  • Renge, Mohan M.;Suryawanshi, Hiralal M.
    • Journal of Power Electronics
    • /
    • 제11권1호
    • /
    • pp.21-27
    • /
    • 2011
  • In this paper, an approach to reduce common-mode voltage (CMV) at the output of multilevel inverters using a phase opposition disposed (POD) sinusoidal pulse width modulation (SPWM) technique is proposed. The SPWM technique does not require computations therefore, this technique is easy to implement on-line in digital controllers. A good tradeoff between the quality of the output voltage and the magnitude of the CMV is achieved in this paper. This paper realizes the implementation of a POD-SPWM technique to reduce CMV using a five-level diode clamped inverter for a three phase induction motor. Experimental and simulation results demonstrate the feasibility of the proposed technique.