• Journal of IKEEE
• /
• v.23 no.3
• /
• pp.756-761
• /
• 2019

In this paper, we propose SC-SJ(Shielding Connected-Super Junction) UMOSFET structure in which p-pillars of conventional 4H-SiC Super Junction UMOSFET structures are placed under the shielding region of UMOSFET. In the case of the proposed SC-SJ UMOSFET, the p-pillar and the shielding region are coexisted so that no breakdown by the electric field occurs in the oxide film, which enables the doping concentration of the pillar to be increased. As a result, the on-resistance is lowered to improve the static characteristics of the device. Through the Sentaurus TCAD simulation, the static characteristics of proposed structure and conventional structure were compared and analyzed. The SC-SJ UMOSFET achieves a 50% reduction in on-resistance compared to the conventional structure without any change in the breakdown voltage.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.2
• /
• pp.165-173
• /
• 2022

The electrification trend of mobility increases every year due to the development of power semiconductor and battery technology. Accordingly, the development and distribution of fast chargers for electric vehicles (EVs) are in demand. In this study, we propose a design and implementation method of an LLC converter for fast chargers. Two 15 kW LLC converters are configured in parallel to have 30 kW rated output power, and the control algorithm and driving sequence are designed accordingly and verified. In addition, the improved power conversion efficiency is confirmed through zero-voltage switching (ZVS) of the LLC converter and reduction of turn-off loss through snubber capacitors. The implemented 30 kW LLC converters show a wide output voltage range of 200-950 V. Experiments applying various load conditions verify the converter performance.

• Proceedings of the KIPE Conference
• /
• 2016.07a
• /
• pp.223-224
• /
• 2016

본 논문은 상용급 전기버스의 24 V 전장전력공급장치로써 고전압배터리부터 저전압으로 변성하는 전력변환장치인 저전압 직류변환장치 (Low Voltage DC/DC Converter : LDC) 개발에 관하여 기술한다. 제안하는 LDC는 효율을 높이기 위해 트랜스포머 1차 측 위상천이 전브리지 스위칭 소자에 SiC MOSFET을 사용하고, 2차 측에 동기정류방식을 적용하였다. 고효율 성능을 검증하기 위해 시작품을 제작하고 시험을 통해 3 kW 97% 이상의 고효율, 고출력, 고밀도의 특성을 확인하였다.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.138-139
• /
• 2007

탄화규소반도체소자는 wide band-gap 반도체 재료로 고전압, 고속스위칭 특성이 우수하여 차세대 전력반도체소자로 매우 유망한 소자이다. 이러한 물리적 특성으로 전력변환소자인 고전압 MOSFET 소자를 개발하기 위한 연구가 활발히 진행되고 있다. 그러나 MOS 소자에서 가장 중요한 게이트 산화막의 특성이 소자에 적용하기에는 그 특성이 많이 취약한 상태이다. 따라서 이러한 단점을 해결하여 고전압 전력변환소자로 적용하기 위하여 게이트 산화막이 필요없는 JFET 소자가 많이 연구되고 있다. 본 논문에서는 JFET 소자를 normally-off type으로 동작시키기 위하여 게이트의 구조, 도핑농도 및 게이트 폭을 조절하여 simulation를 수행하였다. 케이트의 농도 및 접합깊이에 따라 normally-on 또는 off 특성에 큰 영향을 미치고 있으며 게이트 트렌치구조의 깊이에 따라서도 영향을 받는다. 본 simulation 결과 최적의 트렌치 길이, 폭 및 농도로 소자를 구성하여 $1.3m{\Omega}cm^2$의 온-저항 특성을 얻을 수 있었다.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.37 no.1
• /
• pp.101-105
• /
• 2024

4H-SiC power metal-oxide-semiconductor field effect transistors (MOSFETs) have been developed to achieve lower specific-on-resistance (R_on,sp), and the gate oxides have been thermally grown. The poor channel mobility resulting from the high interface trap density (D_it) at the SiO₂/4H-SiC interface significantly affects the higher switching loss of the power device. Therefore, the development of novel fabrication processes to enhance the quality of the SiO₂/4H-SiC interface is required. In this paper, NO post-oxidation annealing (POA) by using the conditions of N₂ diluted NO at a high temperature (1,300℃) is proposed to reduce the high interface trap density resulting from thermal oxidation. The NO POA is carried out in various NO ambient (0, 10, 50, and 100% NO mixed with 100, 90, 50, and 0% of high purity N₂ gas to achieve the optimized condition while maintaining a high temperature (1,300℃). To confirm the optimized condition of the NO POA, measuring capacitance-voltage (C-V) and current-voltage (I-V), and time-of-flight secondary-ion mass spectrometry (ToF-SIMS) are employed. It is confirmed that the POA condition of 50% NO at 1,300℃ facilitates the equilibrium state of both the oxidation and nitridation at the SiO₂/4H-SiC interface, thereby reducing the D_it.

• Electrical & Electronic Materials
• /
• v.7 no.4
• /
• pp.331-340
• /
• 1994

Polysilicon on insulator has been recrystallized by zone melting recrystallization method with graphite strip heaters. Experiments are performed with non-seed SOI structures. When the capping layer thickness of Si$\_$3/N$\_$4//SiO$\_$2/ is 2.0.mu.m, grain boundaries are about 120.mu.m spacing and protrusions reduced. After the seed SOI films are annealed at 1100.deg. C in NH$\_$3/ ambient for 3 hours, the recrystallized silicon surface has convex shape. After ZMR process, the tensile stress is 2.49*10$\^$9/dyn/cm$\^$2/ and 3.74*10$\^$9/dyn/cm$\^$2/ in the seed edge and seed center regions. The phenomenon of convex shape and tensile stress difference are completely eliminated by using the PSG/SiO$\_$2/ capping layer. The characterization of SOI films are showed that the SOI films are improved in wetting properties. N channel SOI MOSFET has been fabricated to investigate the electrical characteristics of the recrystallized SOI films. In the 0.7.mu.m thickness SOI MOSFET, kink effects due to the floating substrate occur and the electron mobility was calculated from the measured g$\_$m/ characteristics, which is about 589cm$\^$2//V.s. The recrystallized SOI films are shown to be a good single crystal silicon.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.6
• /
• pp.345-348
• /
• 2017

In this work, static characteristics of 4H-SiC SJ-ACCUFETs were obtained by adjusting the p-pillar region. The structure of this SJ-ACCUFET was designed by using a two-dimensional simulator. The static characteristics of SJ-ACCUFET, such as the breakdown voltages, on-resistance, and figure of merits, were obtained by varying the p-pillar doping concentration from $1{\times}10^{15}cm^{-3}$ to $5{\times}10^{16}cm^{-3}$ and the thickness from $0{\mu}m$ to $9{\mu}m$. The doping concentration and the thickness of p-pillar region are closely related to the break down voltage and on-resistance and threshold voltages. Hence a silicon carbide SJ-ACCUFET structure with highly intensified breakdown voltages and low on-resistances with good figure of merits can be achieved by optimizing the p-pillar thickness and doping concentration.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.16 no.7
• /
• pp.557-563
• /
• 2003

SiC has been an useful material for the high voltage, high temperature, and high frequency devices, however, the required high process temperature to activate the implanted p-type dopants has hindered further developments. In this study, we report, for the first time, on the laser activation of implanted Al and non-alloyed Mo ohmic contacts and its application to MOSFET fabrication. The contact and sheet resistance measured from CTLM patterns have decreased by increasing laser power, and the lowest values are 3.9 $K\Omega$/$\square$ and 1.3 $\times$ 10$^{-3}$ $\Omega$-cm$^2$, respectively, at the power density of 1.45 J/cm$^2$ The n-MOSFETs fabricated on laser activated p-well exhibit well-behaved I-V characteristics and threshold voltage reduction by reverse body voltage. These results prove that the laser process for implant activation is an alternative low temperature technology applicable to SiC devices.

• Journal of IKEEE
• /
• v.25 no.2
• /
• pp.371-375
• /
• 2021

In this paper, a SiC-based LIGBT structure that can be used at high voltage and high temperature is presented. In order to improve the low current characteristic, a dual-emitter symmetrical around the gate is inserted. In order to verify the characteristics of the proposed device, simulation and design were conducted using Sentaurus TCAD simulation, and a comparative study was conducted with a general LIGBT. In addition, splitting was performed by designating a variable for the length of the N-drift region in order to verify the electrical characteristics of the minority carriers. As a result of the simulation it was confirmed that the proposed dual-emitter structure flows a higher current at the same voltage than the conventional LIGBT.

• JOURNAL OF ELECTRICAL WORLD
• /
• s.297
• /
• pp.66-72
• /
• 2001

1957년에 사이리스터가 발표된 이래 파워반도체디바이스(이하 ''파워디바이스''라 한다)의 발전과 더불어 이것을 사용하여 전력변환$\cdot$제어와 이를 응용한 파워일렉트로닉스 산업도 현저한 발전을 이루어 왔다. 21세기를 맞이하여 지구의 유한성을 강하게 인식하고 자원과 에너지를 고도이용하는 순환형 사회에로의 전환을 도모하는 기술혁신과 IT(정보기술)를 구사한 기술보급의 움직임이 활발해지고, 파워일렉트로닉스와 그 키파트인 파워디바이스가 수행하여야 할 역할은 점점 더 중요해지고 있다. 이와 같은 배경 하에서 파워디바이스는 인버터제어를 주목적으로 사이리스터, GTO(Gate Turn-off Thyristor), 바이폴라트랜지스터, MOSFET(Metal Oxide Silicon Field Effect Transistor)에서 IGBT(Insulated Gate Bipolar Transistor)에로 진전되고, 그 응용분야도 가전제품에서 OA, 산업, 의료, 전기자동차, 전철, 전력에 이르는 폭넓은 분야로 확대되었다. 현재 파워디바이스를 취급하는 전력의 범위는 수W의 스위칭 전원에서 GW급의 직류송전까지 9단위까지에 이르러 광범위한 전력 제어가 가능하게 되었다. 한편 응용의 중심이 되는 IGBT는, 고속화와 저손실화 및 파괴 내량의 향상을 지향한 개량을 거듭하여 제5세대제품이 나타나기 시작하였다. 또한 IGBT에 구동$\cdot$보호$\cdot$진단 회로 등을 넣어 모듈화한 IPM(Intelligent Power Module)이 그 편리성과 소형화를 특징으로 파워디바이스의 주역의 자리에 정착하였다. 가전$\cdot$산업$\cdot$자동차$\cdot$전철의 각 분야에서는 시장 니즈에 최적 설계된 IPM이 개발되게 되어 보다 더한 시장확대가 기대되고 있다. 또한 종래의 Si(실리콘)에 대신하는 반도체 재료로서 SiC(실리콘 카바이드 : 탄화규소)에 대한 기대가 크고 MOSFET나 SBD 등의 파워디바이스의 조기실용화에의 대처노력도 주목할 만하다.