• Title/Summary/Keyword: SHA-free

Search Result 15, Processing Time 0.05 seconds

Development of a SHA with 100 MS/s for High-Speed ADC Circuits (고속 ADC 회로를 위한 100 MS/s의 샘플링의 SHA 설계)

  • Chai, Yong-Yoong
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.7 no.2
    • /
    • pp.295-301
    • /
    • 2012
  • In this article, we have designed SHA, which has 12 Bit resolution at an input signal range of 1 $V_{pp}$ and operates at a sampling speed of 100 MS/s in order to use at front of high speed ADC. SFDR(Spurious Free Dynamic Range) of the proposed system drops to approximately 66.3 dB resolution when the input frequency is 5 MHz, and the sampling frequency is 100 MHz, however, the circuit without a feedthrough has 12 bit resolution with approximately 73 dB.

A Range-Scaled 13b 100 MS/s 0.13 um CMOS SHA-Free ADC Based on a Single Reference

  • Hwang, Dong-Hyun;Song, Jung-Eun;Nam, Sang-Pil;Kim, Hyo-Jin;An, Tai-Ji;Kim, Kwang-Soo;Lee, Seung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.2
    • /
    • pp.98-107
    • /
    • 2013
  • This work describes a 13b 100 MS/s 0.13 um CMOS four-stage pipeline ADC for 3G communication systems. The proposed SHA-free ADC employs a range-scaling technique based on switched-capacitor circuits to properly handle a wide input range of $2V_{P-P}$ using a single on-chip reference of $1V_{P-P}$. The proposed range scaling makes the reference buffers keep a sufficient voltage headroom and doubles the offset tolerance of a latched comparator in the flash ADC1 with a doubled input range. A two-step reference selection technique in the back-end 5b flash ADC reduces both power dissipation and chip area by 50%. The prototype ADC in a 0.13 um CMOS demonstrates the measured differential and integral nonlinearities within 0.57 LSB and 0.99 LSB, respectively. The ADC shows a maximum signal-to-noise-and-distortion ratio of 64.6 dB and a maximum spurious-free dynamic range of 74.0 dB at 100 MS/s, respectively. The ADC with an active die area of 1.2 $mm^2$ consumes 145.6 mW including high-speed reference buffers and 91 mW excluding buffers at 100 MS/s and a 1.3 V supply voltage.

Development of Adsorbents for Edible Oil Refining using Agricultural Byproducts (농산부산물을 이용한 식용유지 정제용 흡착제 개발)

  • Choi, Eun-Soo;Gil, Bog-Im
    • Journal of the East Asian Society of Dietary Life
    • /
    • v.20 no.3
    • /
    • pp.396-401
    • /
    • 2010
  • The purpose of this study was the development of adsorbents for the refining of edible oil using agricultural byproducts such as rice hull, barley hull, and soybean hull as well as evaluation of their adsorptive effects against free fatty acids and lutein, the major impurities of soybean oil. Ash-type and carbon-type adsorbents were produced from the hulls. Ash-type adsorbents such as rice hull ash (RHA), barley hull ash (BHA) and soybean hull ash (SHA) were effective for the removal of free fatty acids; the acid value of degummed soybean oil was decreased by 86% upon treatment with 5% SHA. However, carbon-type adsorbents such as rice hull carbon (RHC), barley hull carbon (BHC), and soybean hull carbon (SHC) were effective for removing lutein, resulting in a 52% decrease in the lutein content of degummed soybean oil upon treatment with 5% SHC. Whereas ash-type adsorbents were composed of mesopores or macropores with small surface areas and total pore volume, carbon-type adsorbents were mainly composed of micropores with large surface areas and total pore volume.

A Design of 12-bit 100 MS/s Sample and Hold Amplifier (12비트 100 MS/s로 동작하는 S/H(샘플 앤 홀드)증폭기 설계)

  • 허예선;임신일
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.133-136
    • /
    • 2002
  • This paper discusses the design of a sample-and -hold amplifier(SHA) that has a 12-bit resolution with a 100 MS/s speed. The sample-and-hold amplifier uses the open-loop architecture with hold-mode feedthrough cancellation for high accuracy and high sampling speed. The designed SHA is composed of input buffer, sampling switch, and output buffer with additional amplifier for offset cancellation Hard Ware. The input buffer is implemented with folded-cascode type operational transconductance Amplifier(OTA), and sampling switch is implemented with switched source follower(SSF). A spurious free dynamic range (SFDR) of this circuit is 72.6 dB al 100 MS/s. Input signal dynamic range is 1 Vpp differential. Power consumption is 65 ㎽.

  • PDF

A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline A/D Converter with High-Matching 3-D Symmetric Capacitors (높은 정확도의 3차원 대칭 커패시터를 가진 보정기법을 사용하지 않는 14비트 70MS/s 0.13um CMOS 파이프라인 A/D 변환기)

  • Moon, Kyoung-Jun;Lee, Kyung-Hoon;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.12 s.354
    • /
    • pp.55-64
    • /
    • 2006
  • This work proposes a calibration-free 14b 70MS/s 0.13um CMOS ADC for high-performance integrated systems such as WLAN and high-definition video systems simultaneously requiring high resolution, low power, and small size at high speed. The proposed ADC employs signal insensitive 3-D fully symmetric layout techniques in two MDACs for high matching accuracy without any calibration. A three-stage pipeline architecture minimizes power consumption and chip area at the target resolution and sampling rate. The input SHA with a controlled trans-conductance ratio of two amplifier stages simultaneously achieves high gain and high phase margin with gate-bootstrapped sampling switches for 14b input accuracy at the Nyquist frequency. A back-end sub-ranging flash ADC with open-loop offset cancellation and interpolation achieves 6b accuracy at 70MS/s. Low-noise current and voltage references are employed on chip with optional off-chip reference voltages. The prototype ADC implemented in a 0.13um CMOS is based on a 0.35um minimum channel length for 2.5V applications. The measured DNL and INL are within 0.65LSB and l.80LSB, respectively. The prototype ADC shows maximum SNDR and SFDR of 66dB and 81dB and a power consumption of 235mW at 70MS/s. The active die area is $3.3mm^2$.

Serum CEA Level Change and Its Significance Before and after Gefitinib Therapy on Patients with Advanced Non-small Cell Lung Cancer

  • Qin, Hai-Feng;Qu, Li-Li;Liu, Hui;Wang, Sha-Sha;Gao, Hong-Jun
    • Asian Pacific Journal of Cancer Prevention
    • /
    • v.14 no.7
    • /
    • pp.4205-4208
    • /
    • 2013
  • Objective: The aim of this study was to explore change and significance of serum carcino-embryonic antigen (CEA) before and after gefitinib therapy in patients with advanced non-small-cell lung cancer (NSCLC). Methods: Forty patients with advanced NSCLCs in III~IV stages were selected as study objects given gefitinib therapy combined with routine local radiotherapy until tumor progression or intolerable toxicity. After treatment, all patients were divided into control and non-control groups according to the results of evaluation based on RECIST 1.1 (Response Evaluation Criteria in Solid Tumors in 2009). Peripheral fasting blood from all patients was collected in the early morning and serum CEA was assessed by electro-chemiluminescence immunoassay (ECLIA) before and after treatment. Before treatment, patients were divided into high CEA group (CEA level > 50 ng/mL) and low CEA group (CEA level ${\leq}$ 50 ng/mL). Adverse reactions were noted and progression-free survival (PFS) in both groups was recorded after long-term follow-up that ended in December, 2012. Results: There was no difference between control and non-control groups in CEA level before treatment (P>0.05), whereas serum CEA decreased more markedly lower in the control group after treatment (P<0.01). All patients were divided into high CEA group (26) and low CEA group (14) according to serum CEA level. There was no statistically significant difference between two groups in adverse reactions (P>0.05) but the rate in former group was lower. Additionally, survival rates at 9 and 12 months in high CEA group were clearly higher than in the low CEA group (P<0.01). Conclusions: Serum CEA level can serve as a biochemical index to evaluate the prognosis with gefitinib treatment for NSCLC.

The Impact of Proteolytic Pork Hydrolysate on Microbial, Flavor and Free Amino Acids Compounds of Yogurt

  • Lin, Jinzhong;Hua, Baozhen;Xu, Zhiping;Li, Sha;Ma, Chengjie
    • Food Science of Animal Resources
    • /
    • v.36 no.4
    • /
    • pp.558-565
    • /
    • 2016
  • The aim of this study was to investigate the influence of proteolytic pork hydrolysate (PPH) on yoghurt production by Lactobacillus delbrueckii subsp. bulgaricus and Streptococcus thermophilus. Fresh lean pork was cut into pieces and mixed with deionized water and dealt with protease, then the resulting PPH was added to milk to investigate the effects of PPH on yoghurt production. The fermentation time, the viable cell counts, the flavor, free amino acids compounds, and sensory evaluation of yoghurt were evaluated. These results showed that PPH significantly stimulated the growth and acidification of the both bacterial strains. When the content of PPH reached 5% (w/w), the increased acidifying rate occurred, which the fermentation time was one hour less than that of the control, a time saving of up to 20% compared with the control. The viable cell counts, the total free amino acids, and the scores of taste, flavor and overall acceptability in PPH-supplemented yoghurt were higher than the control. Furthermore, the contents of some characteristic flavor compounds including acids, alcohols, aldehydes, ketones and esters were richer than the control. We concluded that the constituents of PPH such as small peptide, vitamins, and minerals together to play the stimulatory roles and result in beneficial effect for the yoghurt starter cultures growth.

A Rail-to-Rail Input 12b 2 MS/s 0.18 μm CMOS Cyclic ADC for Touch Screen Applications

  • Choi, Hee-Cheol;Ahn, Gil-Cho;Choi, Joong-Ho;Lee, Seung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.3
    • /
    • pp.160-165
    • /
    • 2009
  • A 12b 2 MS/s cyclic ADC processing 3.3 Vpp single-ended rail-to-rail input signals is presented. The proposed ADC demonstrates an offset voltage less than 1 mV without well-known calibration and trimming techniques although power supplies are directly employed as voltage references. The SHA-free input sampling scheme and the two-stage switched op-amp discussed in this work reduce power dissipation, while the comparators based on capacitor-divided voltage references show a matched full-scale performance between two flash sub ADCs. The prototype ADC in a $0.18{\mu}m$ 1P6M CMOS demonstrates the effective number of bits of 11.48 for a 100 kHz full-scale input at 2 MS/s. The ADC with an active die area of $0.12\;mm^2$ consumes 3.6 m W at 2 MS/s and 3.3 V (analog)/1.8 V (digital).

A 10-bit 100Msample/s Pipeline ADC with 70dBc SFDR (SFDR 70dBc의 성능을 제공하는 10비트 100MS/s 파이프라인 ADC 설계)

  • Yeo, Seon-Mi;Moon, Young-Joo;Park, Kyong-Tae;Roh, Hyoung-Hwan;Park, Jun-Seok;Oh, Ha-Ryoung;Seong, Yeong-Rak;Jung, Myeong-Sub
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1444-1445
    • /
    • 2008
  • 최근 Wireless Local Area Network(WLAN), Wide-band Code Division Multiple Access(WCDMA), CDMA2000, Bluetooth 등 다양한 모바일 통신 시스템에 대한 수요가 증가하고 있다. 이와 같은 모바일 통신 시스템에는 70dB이상의 SFDR(Spurious Free Dynamic Range)을 가진 ADC(Analog-to-Digital Converter)가 사용된다. 본 논문에서는 모바일 통신 시스템을 위한 SFDR 70dBc의 성능을 제공하는 10비트, 100Msps 파이프라인 ADC를 제안한다. 제안한 ADC는 요구되는 해상도 및 속도 사양을 만족시키기 위해 3단 파이프라인 구조를 채택하였으며, 입력단 SHA(Sample and Hold)회로에는 Nyquist 입력에서도 10비트 이상의 정확도로 신호를 샘플링하기 위해 부트스트래핑 기법 기반의 샘플링 스위치를 적용하였다. residue amplifier 회로에는 전력을 줄이기 위해 8배 residue amplifier 대신 3개의 2배 ressidue amplifier를 사용하였다. ADC의 높은 사양을 만족시키기 위해서는 높은 이득을 가지는 op-amp가 필수적이다. 제안한 ADC 는 0.18um CMOS 공정으로 설계되었으며, 100Msps의 동작 속도에서 70dBc 수준의 SFDR과 60dB 수준의 SNDR(Signal to Noise and Distortion Ratio)을 보여준다.

  • PDF

The present situation of studies on effects of atitumor with health of Hippophae in the China

  • Kim, Soo-Cheol;Lee, Sang-Lae;Lin, Jin-Dui
    • Proceedings of the Plant Resources Society of Korea Conference
    • /
    • 1999.10a
    • /
    • pp.58-64
    • /
    • 1999
  • As indicated by Chinese letters "사혁" (sha-ji) is the ripe fruit of Seabuckthron (Hippophae rhamnoides Linneus) Family Flaeagnaceae is one of ancient natural medicine used by the Tibetan and Mongolian nationallites with ancient methods to treat desease, It is an effectiv Traditional Tibetan medicine. Bud only now are they beginning to be understood in the world of modern medicine. Hippophae was written in the book of Traditional Tibetan Medicine - "Somalaza" (8th century), "Sibuyidian" (1840) and "Jingzhubencao" (Qing Dynasty). The "Sibuyidien" was trnslated in to the Russian and published at 1903 in the Russian. Then the Russian bigan to study on Hippophae and they have achieved great successes. The Chinese scientists began to study on the chemical constituent and medical action with modern technique at 1952. With more than 40 years painstaking eport they have conceived and used a wide variety of experimental screening systems, achieved successes. Finally the)1 with one's own tests has keen verified that the crude drug being various kind of bioactive substance could Inhibits tumor, increase immunity, wipe out free radical, prevent disease of cardiovascular system, have anti-radiation, anti-inflammeutory effects. At 1977 the Hippophae rhamnoides was written in Chinase Pharmacopoeia.e rhamnoides was written in Chinase Pharmacopoeia.

  • PDF