JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Range-Scaled 13b 100 MS/s 0.13 um CMOS SHA-Free ADC Based on a Single Reference

  • Received : 2012.04.25
  • Accepted : 2012.08.13
  • Published : 2013.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This work describes a 13b 100 MS/s 0.13 um CMOS four-stage pipeline ADC for 3G communication systems. The proposed SHA-free ADC employs a range-scaling technique based on switched-capacitor circuits to properly handle a wide input range of $2V_{P-P}$ using a single on-chip reference of $1V_{P-P}$. The proposed range scaling makes the reference buffers keep a sufficient voltage headroom and doubles the offset tolerance of a latched comparator in the flash ADC1 with a doubled input range. A two-step reference selection technique in the back-end 5b flash ADC reduces both power dissipation and chip area by 50%. The prototype ADC in a 0.13 um CMOS demonstrates the measured differential and integral nonlinearities within 0.57 LSB and 0.99 LSB, respectively. The ADC shows a maximum signal-to-noise-and-distortion ratio of 64.6 dB and a maximum spurious-free dynamic range of 74.0 dB at 100 MS/s, respectively. The ADC with an active die area of 1.2 $mm^2$ consumes 145.6 mW including high-speed reference buffers and 91 mW excluding buffers at 100 MS/s and a 1.3 V supply voltage.

Keywords

References

  1. A. Loloee, A. Zanchi, H. Jin, S. Shehata, and E. Bartolome, "A 12b 80MSPS pipelined ADC core with 190mW consumption from 3V in 0.18um digital CMOS," in Proc. ESSCIRC, Sept. 2002, pp. 467-470.
  2. T. Ito, D. Kurose, T. Yamaii, and T. Itakura, "55- mW 1.2-V 12-bit 100-MSPS pipeline ADCs for wireless receivers," in Proc. ESSCIRC, Sept. 2006, pp. 540-543.
  3. K. Gulati, M. S. Peng, A. Pulincherry, C. E. Munoz, M. Lugin, A. R. Bugeja, J. Li, and A. P. Chandrakasan, "A highly integrated CMOS analog baseband transceiver with 180MSPS 13-bit pipelined CMOS ADC and dual 12-bit DACs," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 957-965, Aug. 2006.
  4. H. Vel, B. Buter, H. Ploeg, M. Vertregt, G. Geelen, and E. Paulus, "A 1.2V 250mW 14b 100MS/s digitally calibrated pipeline ADC in 90nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, June 2008, pp. 74-75.
  5. I. Mehr and L. Singer, "A 55-mW 10-bit 40- Msample/s Nyquist-rate CMOS ADC," IEEE J. Solid- State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000. https://doi.org/10.1109/4.826813
  6. Y. D. Jeon, S. C. Lee, K. D. Kim, J. K. Kwon, and J. Kim, "A 4.7mW $0.32mm^2$ 10b 30MS/s pipelined ADC without a front-end S/H in 90nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 456-457.
  7. D. Y. Chang, "Design technique for a pipelined ADC without using a front-end sample-and-hold amplifier," IEEE Trans. Circuits Syst. I, vol. 51, no. 11, pp. 2123-2132, Nov. 2004. https://doi.org/10.1109/TCSI.2004.836842
  8. C. Myers, J. Li, D. Y. Chang, and U. K. Moon, "Low voltage high-SNR pipeline data converters," in Proc. NEWCAS, June 2004, pp. 245-248.
  9. K. J. Lee, K. J. Moon, K. S. Ma, K. H. Moon, and J. W. Kim, "A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling," in Proc. CICC, Sept. 2008, pp. 165-168.
  10. D. Y. Chang et al., "A 1.2V programmable ADC for a multi-mode transceiver in 0.13um CMOS," in Proc. EuMIC, Oct. 2008, pp. 151-154.
  11. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999. https://doi.org/10.1109/4.760369
  12. S. Limotyrakis, S. D. Kulchycki, D. Su, and B. A. Wooley, "A 150MS/s 8b 71mW time-interleaved ADC in 0.18um CMOS," in ISSCC Dig. Tech Papers, Feb. 2004, pp. 258-259.
  13. Y. J. Kim, K. H. Lee, M. H. Lee, and S. H. Lee, "A 0.31pJ/conversion-step 12-bit 100MS/s 0.13um CMOS A/D converter for 3G communication system," IEICE Trans. on Electronics, vol. E92-C, no. 9, pp. 1194-1200, Sept. 2009. https://doi.org/10.1587/transele.E92.C.1194

Cited by

  1. A 12b 100 MS/s Three-Step Hybrid Pipeline ADC Based on Time-Interleaved SAR ADCs vol.14, pp.2, 2014, https://doi.org/10.5573/JSTS.2014.14.2.189
  2. Range-Scaled 14b 30 MS/s Pipeline-SAR Composite ADC for High-Performance CMOS Image Sensors vol.16, pp.1, 2016, https://doi.org/10.5573/JSTS.2016.16.1.070
  3. A 13b 100MS/s 0.70㎟ 45nm CMOS ADC for IF-Domain Signal Processing Systems vol.53, pp.3, 2016, https://doi.org/10.5573/ieie.2016.53.3.046