• Title/Summary/Keyword: Quadrature oscillator

Search Result 42, Processing Time 0.033 seconds

A 2.4 GHz Low-Noise Coupled Ring Oscillator with Quadrature Output for Sensor Networks (센서 네트워크를 위한 2.4 GHz 저잡음 커플드 링 발진기)

  • Shim, Jae Hoon
    • Journal of Sensor Science and Technology
    • /
    • v.28 no.2
    • /
    • pp.121-126
    • /
    • 2019
  • The voltage-controlled oscillator is one of the fundamental building blocks that determine the signal quality and power consumption in RF transceivers for wireless sensor networks. Ring oscillators are attractive owing to their small form factor and multi-phase capability despite the relatively poor phase noise performance in comparison with LC oscillators. The phase noise of a ring oscillator can be improved by using a coupled structure that works at a lower frequency. This paper introduces a 2.4 GHz low-noise ring oscillator that consists of two 3-stage coupled ring oscillators. Each sub-oscillator operates at 800 MHz, and the multi-phase signals are combined to generate a 2.4 GHz quadrature output. The voltage-controlled ring oscillator designed in a 65-nm standard CMOS technology has a tuning range of 800 MHz and exhibits the phase noise of -104 dBc/Hz at 1 MHz offset. The power consumption is 13.3 mW from a 1.2 V supply voltage.

Quadrature Oscillators with Grounded Capacitors and Resistors Using FDCCIIs

  • Horng, Jiun-Wei;Hou, Chun-Li;Chang, Chun-Ming;Chou, Hung-Pin;Lin, Chun-Ta;Wen, Yao-Hsin
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.486-494
    • /
    • 2006
  • Two current-mode and/or voltage-mode quadrature oscillator circuits each using one fully-differential second-generation current conveyor (FDCCII), two grounded capacitors, and two (or three) grounded resistors are presented. In the proposed circuits, the current-mode quadrature signals have the advantage of high-output impedance. The oscillation conditions and oscillation frequencies are orthogonally (or independently) controllable. The current-mode and voltage-mode quadrature signals can be simultaneously obtained from the second proposed circuit. The use of only grounded capacitors and resistors makes the proposed circuits ideal for integrated circuit implementation. Simulation results are also included.

  • PDF

Single-balanced Direct Conversion Quadrature Receiver with Self-oscillating LMV

  • Nam-Jin Oh
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.15 no.3
    • /
    • pp.122-128
    • /
    • 2023
  • This paper proposes two kinds of single-balanced direct conversion quadrature receivers using selfoscillating LMVs in which the voltage-controlled oscillator (VCO) itself operates as a mixer while generating an oscillation. The two LMVs are complementary coupled and series coupled to generate the quadrature oscillating signals, respectively. Using a 65 nm CMOS technology, the proposed quadrature receivers are designed and simulated. Oscillating at around 2.4 GHz frequency, the complementary coupled quadrature receiver achieves the phase noise of -28 dBc/Hz at 1KHz offset and -109 dBc/Hz at 1 MHz offset frequency. The other series coupled receiver achieves the phase noise of -31 dBc/Hz at 1KHz offset and -109 dBc/Hz at 1 MHz offset frequency. The simulated voltage conversion gain of the two single-balanced receivers is 37 dB and 45 dB, respectively. The double-sideband noise figure of the two receivers is 5.3 dB at 1 MHz offset. The quadrature receivers consume about 440 μW dc power from a 1.0-V supply.

Quadrature VCO as a Subharmonic Mixer

  • Oh, Nam-Jin
    • International journal of advanced smart convergence
    • /
    • v.10 no.3
    • /
    • pp.81-88
    • /
    • 2021
  • This paper proposes two types of subharmonic RF receiver front-end (called LMV) where, in a single stage, quadrature voltage-controlled oscillator (QVCO) is stacked on top of a low noise amplifier. Since the QVCO itself plays the role of the single-balanced subharmonic mixer with the dc current reuse technique by stacking, the proposed topology can remove the RF mixer component in the RF front-end and thus reduce the chip size and the power consumption. Another advantage of the proposed topologies is that many challenges of the direct conversion receiver can be easily evaded with the subharmonic mixing in the QVCO itself. The intermediate frequency signal can be directly extracted at the center taps of the two inductors of the QVCO. Using a 65 nm complementary metal oxide semiconductor (CMOS) technology, the proposed subharmonic RF front-ends are designed. Oscillating at around 2.4 GHz band, the proposed subharmonic LMVs are compared in terms of phase noise, voltage conversion gain and double sideband noise figure. The subharmonic LMVs consume about 330 ㎼ dc power from a 1-V supply.

Squeezing by damping in a driven coupled-oscillator system (구동된 결합 진동자 계에서의 감쇠에 의한 압축)

  • Hyunchu Nha;Lee, Jai-Hyung;Kyungwon An
    • Proceedings of the Optical Society of Korea Conference
    • /
    • 2001.02a
    • /
    • pp.248-249
    • /
    • 2001
  • A quantum-mechanical harmonic oscillator undergoes continuous amplitude fluctuation even in its ground state. This fluctuation, also known as the vacuum fluctuation, arises from the nonvanishing commutation .elation, [${\alpha}$, ${\alpha}$$\^$+/] = 1, where ${\alpha}$(${\alpha}$$\^$+/) is the annihilation (creation) operate. of the harmonic oscillator, One can make, however, the fluctuation of one quadrature amplitude decrease below the vacuum-state (or the coherent state) level at the cost of that of the other quadrature. (omitted)

  • PDF

Design of a 2.5GHz Quadrature LC VCO with an I/Q Mismatch Compensator (I/Q 오차 보정 회로를 갖는 2.5GHz Quadrature LC VCO 설계)

  • Byun, Sang-Jin;Shim, Jae-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.2
    • /
    • pp.35-43
    • /
    • 2011
  • In this paper, an analysis on I/Q mismatch characteristics of a quadrature LC VCO(Voltage controlled oscillator) is presented. Based on this analysis, a new I/Q mismatch compensator is proposed. The proposed I/Q mismatch compensator utilizes an amplitude mismatch detector rather than the conventional phase mismatch detector requiring much more wide frequency bandwidth. To verify the proposed circuit, a 2.5GHz quadrature LC VCO was designed in a $0.18{\mu}m$ CMOS process and tested. Test results show that an amplitude mismatch detector achieves similar I/Q mismatch compensation performance as that of the conventional phase mismatch detector. The I/Q mismatch compensator consumes 0.4mA from 1.8V supply voltage and occupies $0.04mm^2$.

Error Analysis of Quadrature Coherent Detector System (직교 동기 검파방식의 열화특성에 대한 해석)

  • 백주기;이승대;이병선;진연강
    • Journal of the Korean Institute of Telematics and Electronics T
    • /
    • v.35T no.3
    • /
    • pp.113-119
    • /
    • 1998
  • In this paper, the error sidelobe level and signal to noise loss from the numerical analysis using the modelling of quadrature coherent detector in the case that the channel imbalance and with local oscillator leakage is considered. From the numerical results, the error sidelobe level and signal to noise loss that with the gain and phase imbalance(0.8(dB)J5(dog)) is (-21.322[dB], -0.0071[dB]), (-11.6839[dB], -0.0059[dB]) in the case that the channel imbalance and with local oscillator leakage is considered.

  • PDF

Design of Tunable Quadratic Active-C Oscillator (발진주파수 조절이 가능한 2차 능동-C 발진기 설계)

  • Ahn, Joung-Cheol;Choi, Seok-Woo;Shin, Yun-Tae;Kim, Dong-Yong
    • Proceedings of the KIEE Conference
    • /
    • 1988.11a
    • /
    • pp.461-464
    • /
    • 1988
  • The design of VCO using OTA as active element is discussed in this paper. Several Quadrature oscillator structures ere presented. They use only OTAs and capacitors end are very useful for IC fablication. The frequency of oscillator, $\omega_0$ are proportional to the gm of the OTA and the structures are appropriate for high frequency yea and sinusoidal oscillator operation.

  • PDF

A CMOS Frequency Synthesizer for 5~6 GHz UNII-Band Sub-Harmonic Direct-Conversion Receiver

  • Jeong, Chan-Young;Yoo, Chang-Sik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.3
    • /
    • pp.153-159
    • /
    • 2009
  • A CMOS frequency synthesizer for $5{\sim}6$ GHz UNII-band sub-harmonic direct-conversion receiver has been developed. For quadrature down-conversion with sub-harmonic mixing, octa-phase local oscillator (LO) signals are generated by an integer-N type phase-locked loop (PLL) frequency synthesizer. The complex timing issue of feedback divider of the PLL with large division ratio is solved by using multimodulus prescaler. Phase noise of the local oscillator signal is improved by employing the ring-type LC-tank oscillator and switching its tail current source. Implemented in a $0.18{\mu}m$ CMOS technology, the phase noise of the LO signal is lower than -80 dBc/Hz and -113 dBc/Hz at 100 kHz and 1MHz offset, respect-tively. The measured reference spur is lower than -70 dBc and the power consumption is 40 m W from a 1.8 V supply voltage.