

# A CMOS Frequency Synthesizer for 5~6 GHz UNII-Band Sub-Harmonic Direct-Conversion Receiver

Chan-Young Jeong and Changsik Yoo

**Abstract**—A CMOS frequency synthesizer for 5~6 GHz UNII-band sub-harmonic direct-conversion receiver has been developed. For quadrature down-conversion with sub-harmonic mixing, octa-phase local oscillator (LO) signals are generated by an integer-N type phase-locked loop (PLL) frequency synthesizer. The complex timing issue of feedback divider of the PLL with large division ratio is solved by using multi-modulus prescaler. Phase noise of the local oscillator signal is improved by employing the ring-type LC-tank oscillator and switching its tail current source. Implemented in a 0.18  $\mu\text{m}$  CMOS technology, the phase noise of the LO signal is lower than -80 dBc/Hz and -113 dBc/Hz at 100 kHz and 1MHz offset, respectively. The measured reference spur is lower than -70 dBc and the power consumption is 40 mW from a 1.8 V supply voltage.


**Index Terms**—Frequency synthesizer, integer-n type, voltage controlled oscillator (VCO), multi-modulus prescaler, phase noise, reference spur

## I. INTRODUCTION

Among various kinds of wireless receiver architecture, direct-conversion receiver (DCR) offers the highest level of integration and low-power operation [1, 2]. However, DCR suffers the impairments due to the flicker noise, DC-offset, and second-order distortion. The DC-offset resulting from the self-mixing due to the LO leakage can be greatly reduced by generating the LO signal in smart ways. If the VCO oscillates at twice the LO frequency,

the leakage of the VCO output does not produce any DC-offset [3]. But, the oscillation frequency of the VCO can be too high in some applications. Another way is to use a quadrature VCO oscillating at two-thirds of the required LO frequency and a divide-by-two circuit producing the one-third of the LO frequency [4]. If the two outputs of the VCO and divide-by-two circuit are mixed by a single-side-band mixer, we can generate the required quadrature LO signals. This method, however, can result in large power consumption because of the many building blocks operating at high frequency.

If the direct down-conversion is performed by sub-harmonic mixer in which the effective frequency mixing appears between input RF signal and harmonic of applied LO signal, the required LO frequency becomes the half the RF frequency of the normal DCR architecture [5, 6]. Therefore, there is no DC-offset due to the



**Fig. 1.** Sub-harmonic direct-conversion receiver for 5~6GHz UNII-band.

LO leakage by self-mixing. Fig. 1 shows the 5~6 GHz UNII-band DCR employing the sub-harmonic mixing. The required LO frequency is 2.5~3 GHz and octa-phase LO signals are required for quadrature down-conversion. This paper presents the design of an integer-N frequency synthesizer for the 5~6 GHz DCR with sub-harmonic down-conversion architecture.

Section II describes the architecture of the frequency synthesizer and Section III presents the design of each building block. The experimental results of the frequency synthesizer fabricated in a 0.18  $\mu\text{m}$  CMOS technology is given in Section IV and the paper is concluded in Section V.




Fig. 2. Architecture of the frequency synthesizer.

## II. FREQUENCY SYNTHESIZER ARCHITECTURE

Because the channel spacing of the targeted 5~6 GHz UNII-band RF receiver is 20 MHz, there is no need to use fractional-N type phase locked loop (PLL) and the simple integer-N type PLL can provide sufficient performance. Fig. 2 shows the block diagram of the frequency synthesizer for the 5~6 GHz sub-harmonic DCR. Because the channel spacing is 20 MHz and the DCR has sub-harmonic down-conversion architecture, the frequency spacing of the frequency synthesizer output is 10MHz. The 5~6 GHz UNII-band is divided into lower (5.15~5.35 GHz) and upper band (5.725~5.825 GHz) and thus the reference frequency should be different for lower and upper bands. The external TCXO (temperature compensated crystal oscillator) output of 20 MHz is divided by an on-chip reference divider to generate 10 MHz and 2.5 MHz reference frequency, respectively for the lower and upper band. The VCO is of ring-type four-stage LC-tank oscillator to generate the octa-phase outputs [7, 8].

## III. CIRCUIT IMPLEMENTATION

### 1. Ring-type LC-VCO

Octa-phase LO signals can be generated by passing a single-phase signal through a passive poly-phase filter (PPF) but the phase noise performance will be degraded due to the power loss in the PPF. Also, QVCO usually shows poorer phase noise performance because the phase shift of the LO resonator of the QVCO is not zero at the oscillation condition and thus its quality factor is degraded [9]. In this work, a ring-type four-stage LC-VCO shown in Fig. 3 is used instead to have low phase noise. Because the VCO has four cascaded stages, cross-coupled pMOS differential pair with small bias current can provide enough gain ensuring oscillation.

For a single-phase LC-VCO, it has been shown the phase noise can be greatly improved if the tail current source is switched on and off because the trapped electrons causing the  $1/f$  noise are released periodically [10, 11]. The same principle can also be applied to this ring-type LC-VCO. As is clear in Fig. 3, the biasing transistors of each stage are switched on and off by the input signals DN and DP. Of course, the biasing transistors of each stage can also be switched on and off by the output signals CN and CP. But, it is found the minima of the common-source node voltage  $V_c$  are aligned




Fig. 3. Ring-type octa-phase LC-tank VCO.

with the minima of the outputs CN and CP if the biasing transistors are switched by the input signal DN and DP [12]. If the minima of the outputs are aligned with the minima of the common-source node, the output swing is maximized and therefore the phase noise is improved.

In order to have a wide frequency tuning range with small VCO gain ( $K_{vco}$ ) for low phase noise, two bit digital input, VCN1 and VCN2, coarsely controls the oscillation frequency with capacitor bank. VCO used inverter type switches to control 2-bit capacitor bank. The capacitor bank can be controlled by an automatic frequency calibration (AFC) circuit before the PLL locks the VCO frequency to the reference clock [13].




Fig. 4. Integer-N divider with the multi-modulus prescaler.




Fig. 5. Conventional implementation of divider with DMP and P/S counter for upper band.




Fig. 6. (a) Block diagram of the MMP and (b) timing diagram of the MMP when the modulus is 17.

## 2. Integer-N Divider with Multi-Modulus Prescaler

Fig. 4 shows the block diagram of the proposed integer-N divider which employs the multi-modulus prescaler (MMP) instead of widely used dual-modulus prescaler (DMP) to simplify the timing issue in designing the divider with division ratio spanning a wide range. The  $\div 16/17/18/19$  prescaler is followed by a  $\div 16/64$  program counter and  $\div 0\sim 15/63$  swallow counter to provide the division ratio of 259~266 and 1149~1161 in the lower and upper band, respectively. A channel is selected by 8-bit digital input CH<7:0> where CH<7:6> and CH<5:0> control the modulus of the MMP and division ratio of the program & swallow (P/S) counter, respectively.

Of course, the integer-N divider can also be implemented with a DMP as shown in Fig. 5. The large division ratio, however, can result in large asynchronous delay of the P/S counter, which can lead to the incorrect operation of the divider. In Fig. 5,  $\div 4/5$  DMP and  $\div 256$  P/S counter are used to realize the required division ratio. If larger modulus number is used in the DMP, it is impossible to realize all the division ratios required in this work. Because the  $\div 256$  P/S counter is implemented by a cascade of 8 asynchronous divide-by-two circuits, the delay from the input to the output of the P/S counter is very large and can be almost equal to or even larger




Fig. 7. Used charge pump ensuring equal up and down currents.

than the period of the input clock,  $F_{DMP}$ . Then, the P/S counter can generate incorrect pulse of SET or RESET signal, which results in wrong division ratio.

Due to the large delay from  $F_{DMP}$  to  $F_{OUT}$ , the AND-gated output,  $O_{AND}$  is temporarily set to high and  $O_{AND}$  is latched by the rising edge of  $F_{DMP}$ , which generates the incorrect pulse of RESET signal. To solve this problem, the delay from the input to the output of the P/S counter should be smaller than the period of  $F_{DMP}$ . For this, we have employed the  $\pm 16/17/18/19$  MMP [14, 15]. Because of the large modulus number, the period of the input clock of the P/S counter,  $F_{DMP}$ , is increased and the division ratio of P/S counter becomes smaller. Therefore, the delay from the input to the output of the P/S counter is now much smaller than the period of  $F_{MMP}$  and there is no incorrect pulse of SET and RESET signal.

The block diagram of the MMP is shown in Fig. 6 (a). Because the cycle time of  $F_{MMP}$  is four times larger than that of  $F_A$  which is the output of the divide-by-4/5 circuit, the division ratio of the divide-by-4/5 circuit can change four times per one cycle of  $F_{MMP}$ . Therefore, it is possible to realize the modulus number of 16/17/18/19 by controlling the signal MOD appropriately. For example, MOD is high for three periods of  $F_A$  and low for one period to have the modulus of 17 as shown in Fig. 6 (b).

### 3. Charge Pump

The mismatch in the magnitudes of up and low current of the charge pump (CP) results in reference spur in the LO signal, which severely degrades the performance of wireless transceiver. In the proposed CP shown in Fig. 7, the voltage of the node REF is kept equal to the voltage

of OUT node of charge pump, and the voltage of the node A(B) is equal to that of the node C(D), which ensure equal up and down current. The feedback amplifier OP2 ensures the constant potential at the nodes,




Fig. 8. Die photograph of synthesizer.




Fig. 9. Frequency tuning characteristic of the VCO.




Fig. 10. Output spectrum of 2.5MHz reference clock.

A and B during the switching transients and the reference spur is further reduced.


### IV. MEASUREMENT RESULTS

The frequency synthesizer has been fabricated in a 0.18 $\mu$ m CMOS technology. Fig. 8 shows the die photograph of the chip which occupies the active area of 1.4 mm  $\times$  1.4 mm. The VCO and divider draw 9 and 10 mA from a 1.8-V supply, respectively, and the other blocks draw 3 mA, which amounts to 40 mW total power dissipation. The digital and the analog sections have been separated by n-well guard-rings to avoid the noise coupling through the substrate.


As shown in Fig. 9, the VCO can be tuned between 2.2 GHz and 3 GHz (30% tuning range). The conversion gain of the VCO is about 300 MHz/V. The phase error between octa-phase outputs is smaller than 1.2°. The spectrum of the LO signal is shown in Fig. 10 for upper band where the reference frequency is 2.5 MHz. The carrier power is about -10 dBm and the reference spurs are 70 dB smaller than the carrier power. The measured phase noise of the open-loop and closed-loop VCO output are -120 dBc/Hz and -113 dBc/Hz respectively, at 1 MHz offset from the carrier, as shown in Fig. 11. The higher closed loop phase noise at 1 MHz offset from the carrier is due to the high loop bandwidth. The performance of the proposed synthesizer is compared with previously reported works in Table 1. The proposed synthesizer has better or similar phase noise performance and the chip area while it shows similar power consumption.

### V. CONCLUSIONS

A 2.5~3 GHz integer-N frequency synthesizer has been developed for 5~6 GHz UNII-band direct-conversion receiver. Octa-phase local oscillator signals are generated for quadrature down-conversion with sub-harmonic mixing. An integer-N divider consists of multi-modulus prescaler and merged program and swallow counter to solve the complicated timing issues. Phase noise of the VCO is improved by using the ring-type structure with the biasing transistor switched on and off.



(a)



(b)

**Fig. 11.** Measured phase noise of (a) open-loop VCO at 2.99 GHz and (b) clock-loop VCO at 2.9025 GHz.

**Table 1.** Comparison of Synthesizer's Performance for 5~6 GHz UNII Band Direct-Conversion Receiver

	VCO Freq. (tuning)	Process [ $\mu$ m]	Area [mm <sup>2</sup> ]	Power [mW]	P. N. [dBc/Hz @1MHz]
[16]	3.2~4GHz	0.25	1.7	93	-115
[17]	9.8~11.9GHz	0.18	2.5	39.6	-110
[18]	3.2 ~ 3.9GHz	0.18	> 5	> 40	-108
This work	2.2~3GHz	0.18	2	40	-113

### ACKNOWLEDGMENT

A part of this work was supported by the HY-SDR Research Center under the ITRC Program of MKE, Korea. The CAD tools were provided by IDEC.

## REFERENCES

- [1] F. Gatta, D. Manstretta, P. Rossi, and F. Svelto, "A Fully Integrated 0.18- $\mu\text{m}$  CMOS Direct Conversion Receiver Front-End with On-Chip LO for UMTS," *IEEE J. Solid-State Circuits*, Vol. 39, No.1, pp. 15-23, Jan. 2004.
- [2] Tzung-Ming Chen, et al, "A Low-Power Fullband 802.11a/b/g WLAN Transceiver with On-Chip PA," *IEEE J. Solid-State Circuits*, vol. 42, No. 2, pp. 983-991, Feb. 2007.
- [3] L. Perraud et al., "A direct-conversion CMOS transceiver for the 802.11a/b/g WLAN standard utilizing a Cartesian feedback transmitter," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2226-2238, Dec. 2004.
- [4] P. Zhang et al., "A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18  $\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1932-1939, Sep. 2005.
- [5] Steven Rose, "A Sub Harmonic Mixer for WCDMA," MS Thesis, UC, Berkeley, 2002
- [6] Richard Svitek, Daniel Johnson, and sanjay Raman, "An active SiGe sub-harmonic direct-conversion receiver front-end design for 5-6 GHz band applications," *IEEE MTT-S Digest*, pp. 505-508, Feb, 2002.
- [7] H. K. Ahn et al., "A fully integrated CMOS RF front-end with on-chip VCO for W-CDMA applications," *IEICE trans. Electron*, vol. E87-C, no. 6, Jun, 2004.
- [8] Ji-Hoon Kim and Hyung-Joun Yoo, "Low power octa-phase LC VCO for direct conversion 5GHz WLAN receiver," *APMC2005*, vol. 5, pp. 3404-3407, Dec. 2005.
- [9] B. Razavi, "A study of phase noise in CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 31, pp. 331-343, Mar. 1996.
- [10] C. C. Boon, M. A. Do, K. S. Yeo, J. G. Ma, and X. L. Zhang, "RF CMOS low-phase-noise LC oscillator through memory reduction tail transistor," *IEEE Trans. Circuits and Systems, Part-II*, Vol. 51, No. 2, pp. 85-90, Feb. 2004.
- [11] E. A. M. Klumperink, S. L. J. Gierkink, A. P. van der Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," *IEEE J. Solid-State Circuits*, Vol. 35, No. 7, pp. 994-1001, Jul. 2000.
- [12] C-Y. Jeong and C. Yoo, "5GHz low-phase noise CMOS quadrature VCO," *IEEE Trans. Microwave and Wireless Component Letters*, Vol. 16, No. 11, pp. 609-611, Nov. 2006.
- [13] T. H. Lin, W. J. Kaise, "A 900-MHz 2.5mA CMOS frequency synthesizer with an automatic SC tuning loop," *IEEE J. Solid-State Circuits*, vol. 36, pp. 424-431, Mar. 2001.
- [14] B. Park, P. Allen, "A 1GHz, low-phase-noise CMOS frequency synthesizer with integrated LC VCO for wireless communications," *IEEE Custom Integrated Circuits Conference*, pp 567-570, May. 1998.
- [15] J. Y. Lee et al. "A 3.8-5.5GHz multi-band CMOS frequency synthesizer for WPAN/WLAN applications," *IEEE Custom Integrated Circuits Conference*, pp 377-380, Sep. 2006.
- [16] M. Terrovitis, M. Mack, K. Singh, M. Zargari, "A 3.2 to 4GHz, 0.25 $\mu\text{m}$  CMOS frequency synthesizer for IEEE 802.11a/b/g WLAN," *IEEE ISSCC Dig. Tech. Papers*, pp. 354-355, Feb. 2004.
- [17] [17] T. Maeda et al., "A low-power dual-band triple-mode WLAN CMOS transceiver," *IEEE J. Solid State Circuits*, vol. 41, no. 11, pp. 2481--2490, Nov. 2006.
- [18] Pengfei Zhang et al., "A single-chip Dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18- $\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1932-1939, Sep. 2005



**Chan-Young Jeong** received the B.S. degree in Electronics Engineering from Hanyang University in 1999. He also received the M.S degree in Division of Electrical and Computer Engineering from Hanyang University in 2005. He is currently pursuing a Ph.D. degree in Department of Electronics Computer Engineering at Hanyang University. His research interests are mixed mode CMOS circuit design.



**Changsik Yoo (S'92-M'00)** received the B.S. (with the highest honor), M.S. and Ph.D. degrees from Seoul National University, Seoul, Korea, in 1992, 1994, and 1998, respectively, all in electronics engineering. From 1998 to 1999, he was with Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, as a Member of Research Staff working on CMOS RF circuits. From 1999 to 2002, he was with Samsung Electronics, Hwasung, Korea. Since 2002, he has been an associate professor of Hanyang University, Seoul, Korea. He is the winner or co-winner of several technical awards including Samsung Best Paper Bronze Award in 2006 International SoC Design Conference, Silver Award in 2006 IDEC Chip Design Contest, Best Paper Award in 2006 Silicon RF IC Workshop, and Golden Prize for research achievement in the next generation DRAM design from Samsung Electronics in 2002. He serves as a member of technical committee of ISSCC and ESSCIRC. His main research interests include CMOS RF transceiver design, mixed mode CMOS circuit design, and high speed interface circuit design.