• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1989년도 하계종합학술대회 논문집
• /
• pp.195-201
• /
• 1989

Voltage collapse is a serious concern to the electirc utility industry. It is common to associate steady-state stability with the ability of the transmission system to transport real power and to associate voltage collapse with the inability to provide reactive power at the necessary locations within the system. An algorithm to directly calculate the critical point of system voltage collapse was presented by the authors. The method (based on the ordinary power flow equations and explicit requirement of singularity of the Jacobian matrix) is basically one degree of freedom with proper load distribution factors. This paper suggests a modified algorithm to increase the degree of freedom, introducing the nonlinear programming technique. The objective function is a distance measure between the present operating point and the closest voltage collapse point. Knowledge of the distance and the most vulnarable bus from the voltage collapse point of view may be used as a useful index for the secure system operation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 B
• /
• pp.585-587
• /
• 1998

It is suggested that the PWM inverter is controlled by Digital Software Programming. VVVF(Variable Voltage Variable Frequency) inverter control being used by PWM control for driving the motor with speed-varying, makes the PWM pattern with calculating the output voltage and frequency, and with controlling the carrier and signal, so actually this method is difficult to correspond with driving the motor by using voltage-varying and frequency-varying. Therefore this research suggested the new algorithm controlled by micro processor which is already stored by various PWM form of output voltage by using fundamental data of the carrier and signal. The PWM wave can be controlled with real time by using extra hardware and digital software and to speed up program processing, the control signals to switch the power semi-conductor of three phase PWM inverter, simultaneously use the output signal by microprocessor and extra hardware, and control signal by software. In the end, this method was proved by applying to Three Phase Voltage-type Inverter.

• 한국진공학회지
• /
• 제6권3호
• /
• pp.194-199
• /
• 1997

Al/a-Si:H/Mo 구조의 MIM(Metal-Insulator-Metal) antifuse를 제작하여 antifuse의 I-V 특서을 조사하고, 온저항의 분포를 구하였다. 제작된 antifuse의 누설전류는 1pA/$\mu\textrm{m}^2$이하였고, 프로그래밍 전압은 10~11V 내에 분포하였다. 프로그램 후 온저항은 대부분 10~20 Ω이었고, 20%정도는 100$\Omega$이상의 분포도를 보였다. 이러한 온저항 분포의 편차와 저항값을 줄이기 위해 이미 프로그램된 antifuse에 다시 전류를 주입하는 재 프로그래밍 방법을 시도 하였다. 이 방법을 통하여 100$\Omega$이상의 온저항을 가지는 antifulse를 다시 50$\Omega$이하로 낮출 수 있었다. 재 프로그래밍 방법을 사용한 antifuse는 한번만 프로그래밍 했을 때 보다 더욱 더 균일하고 낮은 온저항 분포를 가졌다.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2008년도 International Meeting on Information Display
• /
• pp.517-520
• /
• 2008

A voltage-programming pixel circuit, which compensates the threshold voltage shift of TFTs and the degradation of OLED, is proposed for large sized a-Si:H active matrix organic light emitting diode (AMOLED) applications. Considering threshold voltage variation (or shift), OLED degradation and reverse bias annealing, HSPICE simulation results indicate that luminance error of every gray level is less than 0.4 LSB under the condition of +1V threshold voltage shift and from -0.2 LSB to 2.6 LSB within 30% degradation of OLED in the case of 40-inch full HDTV condition.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1993년도 하계학술대회 논문집 A
• /
• pp.64-66
• /
• 1993

This paper presents an efficient method to calculate voltage collapse point and to improve static voltage stability. To evaluate static voltage stability in power systems. it is necessary to get critical loading points. For this purpose, we use linear programming to calculate efficiently voltage collapse point. And if index value becomes larger than given threshold value, vol tags stability is improved by compensation of reactive power at selected bus. This algorithm is verified by simulation on the sample system.

• Journal of Electrical Engineering and Technology
• /
• 제8권6호
• /
• pp.1261-1268
• /
• 2013

This study proposes a voltage and reactive coordinative control strategy with distributed generator (DG) in a distribution power system. The aim is to determine the optimum dispatch schedules for an on-load tap changer (OLTC), distributed generator settings and all shunt capacitor switching on the load and DG generation profile in a day. The proposed method minimizes the real power losses and improves the voltage profile using squared deviations of bus voltages. The results indicate that the proposed method reduces the real losses and voltage fluctuations and improve receiving power factor. This paper proposes coordinated voltage and reactive power control methods that adjust optimal control values of capacitor banks, OLTC, and the AVR of DGs by using a voltage sensitivity factor (VSF) and dynamic programming (DP) with branch-and-bound (B&B) method. To avoid the computational burden, we try to limit the possible states to 24 stages by using a flexible searching space at each stage. Finally, we will show the effectiveness of the proposed method by using operational cost of real power losses and voltage deviation factor as evaluation index for a whole day in a power system with distributed generators.

• 한국정보통신학회논문지
• /
• 제12권7호
• /
• pp.1227-1234
• /
• 2008

본 논문에서는 자동차 전장용 Power IC, 디스플레이 구동 칩, CMOS 이미지 센서 등의 응용분야에서 필요로 하는 동기식 256-bit OTP(one-time programmable) 메모리를 설계하였다. 동기식 256-bit OTP 메모리의 셀은 고전압 차단 트랜지스터 없이 안티퓨즈인 NMOS 커패시터와 액세스 트랜지스터로 구성되어 있다. 기존의 3종류의 전원 전압을 사용하는 대신 로직 전원 전압인 VDD(=1.5V)와 외부 프로그램 전압인 VPPE(=5.5V)를 사용하므로 부가적인 차단 트랜지스터의 게이트 바이어스 전압 회로를 제거하였다. 그리고 프로그램시 전류 제한 없이 전압 구동을 하는 경우 안티퓨즈의 ON 저항 값과 공정 변동에 따라 프로그램 할 셀의 부하 전류가 증가한다. 그러므로 프로그램 전압은 VPP 전원 선에서의 저항성 전압 감소로 인해 상대적으로 증가하는 문제가 있다. 그래서 본 논문에서는 전압 구동 대신 전류 구동방식을 사용하여 OTP 셀을 프로그램 할 때 일정한 부하전류가 흐르게 한다. 그래서 웨이퍼 측정 결과 VPPE 전압은 5.9V에서 5.5V로 0.4V 정도 낮출 수 있도록 하였다. 또한 기존의 전류 감지 증폭기 대신 Clocked 인버터를 사용한 감지 증폭기를 사용하여 회로를 단순화시켰다. 동기식 256-bit OTP IP는 매그나칩 반도체 $0.13{\mu}m$ 공정을 이용하여 설계하였으며, 레이아웃 면적은 $298.4{\times}3.14{\mu}m2$이다.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제49권10호
• /
• pp.582-590
• /
• 2000

A fast optimal path planning algorithm using the analog Cellular Nonlinear Circuits(CNC) is proposed. The analog circuits based optimal path planning is very useful since most of the optimal path planning problems require real time computation. There has already been a previous study to implement the dynamic programming with analog circuits. However, it could not be applied for the practically large size of problems since the algorithm employs the mechanism of reducing its input current/voltage by the amount of cost, which causes outputs of distant cells to become zero. In this study, a subgoal-based dynamic programming algorithm to compute the optimal path is proposed. In the algorithm, the optimal paths are computed regardless of the distance between the starting and the goal points. It finds subgoals starting from the starting point when the output of the starting cell is raised from its initial value. The subgoal is set as the next initial position to find the next subgoal until the final goal is reached. The global optimality of the proposed algorithm is discussed and two different kinds of simulations have been done for the proposed algorithm.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1991년도 추계학술대회 논문집 학회본부
• /
• pp.31-34
• /
• 1991

This paper presents a voltage-reactive power control algorithm considering fuzziness. In this paper, a coordination technique based on fuzzy set theory is applied for system loss-voltage compromises. Here, we introduce membership functions to measure the adaptability of real power loss of transmission line and the deviation of load bus voltage from the constraints. Then the optimization of problem is solved by a linear programming technique considering the fuzzy set theory. The objective is a degree of satisfaction about the fuzzy decision-making function. The effectiveness of this algorithm has been verified by testing on sample systems.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2006년도 6th International Meeting on Information Display
• /
• pp.399-402
• /
• 2006

A new voltage-scaled compensation pixel which employs 3 p-type poly-Si TFTs and 2 capacitors without additional control line has been proposed and verified. The proposed pixel does not employ the $V_{TH}$ memorizing and cancellation, but scales down the inevitable $V_{TH}$ variation of poly-Si TFT. Also the troublesome narrow input range of $V_{DATA}$ is increased and the $V_{DD}$ supply voltage drop is suppressed. In our experimental results, the OLED current error is successfully compensated by easily controlling the proposed voltage scaling effects.