• The Journal of the Convergence on Culture Technology
• /
• v.3 no.3
• /
• pp.27-30
• /
• 2017

IoT could be applied to various areas because of the important role of sensor. The existing sensor communication method is to quickly transmit data by using clock and two data pins based on the I2C serial communication method. As the objects used are gradually light-weighted and the amount of data transmission is decreased, the simplification of hardware is more emphasized as an essential design element than the speed of transmission. This paper designed a circuit to send/receive data in series, and also realized arduino, by analyzing the existing communication method and then using a single pin for light-weight. The single pin serial communication could reduce power consumption, which is suitable for the sensor area using digital communication of IoT area.

• Journal of Family Resource Management and Policy Review
• /
• v.17 no.1
• /
• pp.19-38
• /
• 2013

The objectives of this study were to examine how the consciousness of resource saving affects the resource-saving behaviors of urban employed wives and to induce their rational resource-saving behaviors by identifying related variables. This study also analyzed some correlations between the resource-saving consciousness and behaviors of urban employed wives to provide basic information for laying the foundations of a green growth culture. The subjects of this study were selected from among employed wives living in the urban areas of Seoul and Gyeonggi-do area. The study was conducted from June 11 to August 7, 2011. A total of 620 questionnaires were collected, and 592 of them were used in the analysis. Data was analyzed via the SPSS 18.0 program to calculate frequencies, mean and standard variation, Cronbach's ${\alpha}$, t-test, ANOVA, Pearson's correlation, hierarchical, and multiple regression analysis. A positive correlation was observed between the resource-saving consciousness and behaviors of urban employed wives. That is, their resource-saving behavior was higher their consciousness of resource saving was high. Furthermore, the most influential variables affecting the resource-saving behaviors of urban employed wives were: the subjects' job type, with specialist or office work; reference groups, such as family, relatives, and neighbors; and low levels of conspicuous consumption habits. Among the variables, the influence of reference groups had the highest explanatory power.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.37 no.6
• /
• pp.35-41
• /
• 2000

This paper describes a merged-capacitor switching (MCS) technique to improve the signal Processing speed and resolution of CMOS analog-to-digital converters (ADCs). The proposed MCS technique improves a sampling rate by reducing the number of capacitors used in conventional pipelined ADCs. The ADC capacitor mismatch can be minimized without additional power consumption, die area, and the loss of sampling rate, when the size of each unit capacitor is increased as much as the number of capacitors reduced by the MCS technique. It is verified that the ADC resolution based on the proposed MCS technique is extended further by employing a conventional commutated feedback-capacitor switching (CFCS) technique.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.41 no.6
• /
• pp.253-260
• /
• 2004

This paper proposes a novel algorithm for hybrid lossless audio coding, which employs an integer wavelet transform and a linear prediction model. The proposed algorithm divides the input signal into flames of a proper length, decorrelates the framed data using the integer wavelet transform and linear prediction and finally entropy-codes the frame data. In particular, the adaptive Golomb-Rice coding method used for the entropy coding selects an optimal option which gives the best compression efficiency. Since the proposed algorithm uses integer operations, it significantly improves the computation speed in comparison with an algorithm using real or floating-point operations. When the coding algorithm is implemented in hardware, the system complexity as well as the power consumption is remarkably reduced. Finally, because each frame is independently coded and is byte-aligned with respect to the frame header, it is convenient to move, search, and edit the coded, compressed data.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.15 no.6
• /
• pp.695-700
• /
• 2005

In the sensor network, a lot of sensor nodes are scattered sparsely and organizes a united communication network between each node. After that, environmental information around each sensor node are gathered and analyzed. Because each node operates under resource constraint, the efficiency and hardware specification of a node should be maximized. There exist technical constraints until now but recent technical progress in IC fabrication and wireless network enables to construct a tiny embedded system, which has the properties of low cost, low power consumption, multi functions. Wireless sensor network becomes a modern research field with technical improvements, is studied in numerous laboratories, and is called as diverse different project names - Wireless Integrated Network Sensors (WINS), Mobile Ad hoc NETwork (MANET), Ubiquitous Sensor Network (USN). TinyOS is one of leading project and is widely used. In this paper, we suggest a sensor network, which uses TinyOS platforms and aims for context awareness in a home environment.

• Journal of Information Display
• /
• v.10 no.1
• /
• pp.33-36
• /
• 2009

A new hybrid silicon thin-film transistor (TFT) fabrication process using the DPSS laser crystallization technique was developed in this study to realize low-temperature poly-Si (LTPS) and a-Si:H TFTs on the same substrate as a backplane of the active-matrix liquid crystal flat-panel display (AMLCD). LTPS TFTs were integrated into the peripheral area of the activematrix LCD panel for the gate driver circuit, and a-Si:H TFTs were used as a switching device of the pixel electrode in the active area. The technology was developed based on the current a-Si:H TFT fabrication process in the bottom-gate, back-channel etch-type configuration. The ion-doping and activation processes, which are required in the conventional LTPS technology, were thus not introduced, and the field effect mobility values of $4\sim5cm^2/V{\cdot}s$ and $0.5cm^2/V{\cdot}s$ for the LTPS and a-Si:H TFTs, respectively, were obtained. The application of this technology was demonstrated on the 14.1" WXGA+(1440$\times$900) AMLCD panel, and a smaller area, lower power consumption, higher reliability, and lower photosensitivity were realized in the gate driver circuit that was fabricated in this process compared with the a-Si:H TFT gate driver integration circuit

• Convergence Security Journal
• /
• v.16 no.7
• /
• pp.173-180
• /
• 2016

There has been a growing interest in automation of factories in the country. And, the development in this regard has been actively attempted. In particular, on the basis of the "innovation 3.0 strategy of manufacturing industry", interest in the smart of the manufacturing plant of small and medium-sized enterprises has increased rapidly. As well as policy for building smart plant, technical, seeking a strategic approach. But, in order to introduce such a smart plant or factory automation systems, manufacturing plant security with vulnerability and personal information protection problems, it should always be top priority there. Accordingly, we provide the applicable lightweight secure protocols in RFID communication. It is a wireless communication technology that is most often introduced for factory automation. Our proposed lightweight secure protocol in this study, less the number of calculations in comparison with the existing public key-based and the symmetric key encryption algorithm. And it is fast in compare with the existing protocol. Furthermore, we design that it system can support to low power consumption and small consume the memory size.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.2
• /
• pp.1-8
• /
• 2009

We designed an ADC that operated upto 500Msamples/sec based on proposed R-string folding block as well as second folding block. The upper four bits are processed in parallel by the R-string folding block while the lower four bits are processed in pipeline structured second folding block to supply digital output. To verify the circuit performance, we conducted HSPICE simulation and the average power consumption was only 1.34mW even when the circuit was running at its maximum sampling frequency. We further measured noise immunity by applying linear ramp signal to the input. The DNL was between -0.56*LSB and 0.49*LSB and the INL was between -0.93*LSB and 0.72*LSB. We used 0.35 microns MOSIS device parameters for this work.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.48 no.5
• /
• pp.1-6
• /
• 2011

LED(Light Emitting Diode) components have advantages of longer lifetime, lower power consumption and easy-to-control, compare to normal lamp and fluorescent light, according to the development of recent technologies. Thus, lots of illuminations which utilize LED components could be used. Recently, Visible Light Communication(VLC) which is a part of communication technologies, utilizing high speed response characteristic of LED components, started receiving public attention. In case of VLC, there is no need of frequency allocation due to no use of radio, but also no interference exists during data transmission, much different in ISM((Industrial Scientific Medical band). This is the reason why a lot of research results about VLC are becoming issued. In this paper, a survey of feasibility for using VLC utilizing an original LED illumination for underwater applications has been done and a primitive possibility of its application has been examined.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.4
• /
• pp.14-23
• /
• 2011

In this paper, a 7-bit 2GSPS folding/interpolation A/D Converter(ADC) with a Self-Calibrated Vector Generator is proposed. The ADC structure is based on a folding/interpolation architecture whose folding/interpolation rate is 4 and 8, respectively. A cascaded preprocessing block is not only used in order to drive the high input signal frequency, but the resistive interpolation is also used to reduce the power consumption. Based on a novel self-calibrated vector generator, further, offset errors due to device mismatch, parasitic resistors. and parasitic capacitance can be reduced. The chip has been fabricated with a 1.2V 0.13um 1-poly 7-metal CMOS technology. The effective chip area including the calibration circuit is 2.5$mm^2$. SNDR is about 39.49dB when the input frequency is 9MHz at 2GHz sampling frequency. The SNDR is improved by 3dB with the calibration circuit.