Browse > Article

Design of a 7-bit 2GSPS Folding/Interpolation A/D Converter with a Self-Calibrated Vector Generator  

Kim, Seung-Hun (Dept. of Semiconductor Science, Dongguk Univ.)
Kim, Dae-Yun (Dept. of Semiconductor Science, Dongguk Univ.)
Song, Min-Kyu (Dept. of Semiconductor Science, Dongguk Univ.)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.48, no.4, 2011 , pp. 14-23 More about this Journal
Abstract
In this paper, a 7-bit 2GSPS folding/interpolation A/D Converter(ADC) with a Self-Calibrated Vector Generator is proposed. The ADC structure is based on a folding/interpolation architecture whose folding/interpolation rate is 4 and 8, respectively. A cascaded preprocessing block is not only used in order to drive the high input signal frequency, but the resistive interpolation is also used to reduce the power consumption. Based on a novel self-calibrated vector generator, further, offset errors due to device mismatch, parasitic resistors. and parasitic capacitance can be reduced. The chip has been fabricated with a 1.2V 0.13um 1-poly 7-metal CMOS technology. The effective chip area including the calibration circuit is 2.5$mm^2$. SNDR is about 39.49dB when the input frequency is 9MHz at 2GHz sampling frequency. The SNDR is improved by 3dB with the calibration circuit.
Keywords
ADC; folding; interpolation; self-calibrated vector generator; CMOS; calibration;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 Robert C. Taft, et al., "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2107-2115, Dec. 2004.
2 Hamid Movahedian, Mehrdad Sharif Bakhtiar, "A New Offset Cancellation Technique for Folding ADC," in Proc. IEEE ISCAS, vol 1, May. 2005, pp. 200-203.
3 김대윤, 문준호, 송민규, "Offset self-calibration 기법을 적용한 1.2V 7-bit 800MSPS Folding-Interpolation A/D 변환기의 설계," 대한전자공학회논문지, 47권, SD 편, 제3호, pp. 18-27, 2010년 3 월.
4 정승휘, 박재규, 황상훈, 송민규, "1.8V 8-bit 500MSPS Cascaded-Folding Cascaded- Interpolation CMOS A/D 변환기의 설계," 대한전자공학회 논문지, 제43권 SD편, 제5호, pp. 1-10, 2006년 5월.
5 Hui pan, et al., "Signal folding in A/D Converters," IEEE Trans. on Circuits and Systems, vol. 51, no. 1, pp. 3-14, Jan. 2004.
6 Cheng-Chung Hsu, et al., "A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS," VLSI Circuits. Dig. Tech. Papers, June. 2007, pp. 66-67.
7 Michael Choi and Asad A. Abidi., "A 6-b 1.3-Gsample/s A/D Converter in 0.35-um CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.   DOI   ScienceOn
8 Robert C. Taft, et al., "A 1.8-V 1.0-GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3294-3304, Dec. 2009.   DOI
9 Paul Veldhorst, et al., "A 0.45pJ/conv-step 1.2Gs/s 6b full-Nyquist non-calibrated flash ADC in 45nm CMOS and its scaling behavior," in Proc. ESSCIRC, Sep. 2009, pp. 464-467.
10 Chien-Kai Hung, et al., "A 6-bit 1.6GS/s Flash ADC in 0.18um CMOS with Reversed-Reference Dummy," in Proc. ASSCC, Nov. 2006, pp. 335-338.
11 Geert Van der Plas and Bob Verbruggen, "A 150MS/s 133uW 7bit ADC in 90nm Digital CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2631-2640, Dec. 2008.   DOI
12 Erkan Alpman, et al., "A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP Digital CMOS," in ISSCC Dig. Tech. Papers, Feb. 2009, pp. 76-77.
13 Cheng-Chung Hsu, et al.,, "A 10b 200MS/s Pipelined Folding ADC with Offset Calibration," in Proc. ESSCIRC, Sep. 2007. pp. 151-154.
14 Kiyoshi Makigawa, et al., "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme," VLSI Circuits. Dig. Tech. Papers, June. 2006, pp. 138-139.
15 R. Grift. I. Rutten, M. Veen, "An 8-bit Video ADC Incorporating Folding and Interpolation Technique," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 944-953, Nov. 1987.