• Title/Summary/Keyword: Power Amplifiers

Search Result 399, Processing Time 0.029 seconds

A Research on the Magnitude/Phase Asymmetry Measurement Technique of the RF Power Amplifier Based on the Predistortive Tone Cancellation Technique

  • Choi, Heung-Jae;Shim, Sung-Un;Kim, Young-Gyu;Jeong, Yong-Chae;Kim, Chul-Dong
    • Journal of electromagnetic engineering and science
    • /
    • v.10 no.2
    • /
    • pp.73-77
    • /
    • 2010
  • This paper proposes a novel memory effect measurement technique in RF power amplifiers(PAs) using a two-tone intermodulation distortion(IMD) signal with a very simple and intuitive algorithm. Based on the proposed predistortive tone cancellation technique, the proposed measurement method is capable of measuring the relative phase and magnitude of the third-order and fifth-order IMDs, as well as the fundamental signal. The measured relative phase between the higher and lower IMD signal for specific tone spacing can be interpreted as the group delay(GD) information of the IMD signal concerned. From the group delay analysis, we can conclude that an adaptive control of GD as well as the magnitude and phase is a key function in increasing the linearization bandwidth and the dynamic range in a predistortion(PD) technique.

A Gate-Leakage Insensitive 0.7-V 233-nW ECG Amplifier using Non-Feedback PMOS Pseudo-Resistors in 0.13-μm N-well CMOS

  • Um, Ji-Yong;Sim, Jae-Yoon;Park, Hong-June
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.10 no.4
    • /
    • pp.309-315
    • /
    • 2010
  • A fully-differential low-voltage low-power electrocardiogram (ECG) amplifier by using the nonfeedback PMOS pseudo-resistors is proposed. It consists of two operational-transconductance amplifiers (OTA) in series (a preamplifier and a variable-gain amplifier). To make it insensitive to the gate leakage current of the OTA input transistor, the feedback pseudo-resistor of the conventional ECG amplifier is moved to input branch between the OP amp summing node and the DC reference voltage. Also, an OTA circuit with a Gm boosting block without reducing the output resistance (Ro) is proposed to maximize the OTA DC gain. The measurements shows the frequency bandwidth from 7 Hz to 480 Hz, the midband gain programmable from 48.7 dB to 59.5 dB, the total harmonic distortion (THD) less than 1.21% with a full voltage swing, and the power consumption of 233 nW in a 0.13 ${\mu}m$ CMOS process at the supply voltage of 0.7 V.

Linearity Improvement of Class E Amplifier Using Digital Predistortion (디지털 사전왜곡을 이용한 마이크로파 E급 증폭기의 선형성 개선)

  • Park, Chan-Hyuck;Koo, Kyung-Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.3 s.357
    • /
    • pp.92-97
    • /
    • 2007
  • Switching mode amplifiers have been studied widely for use at microwave frequency range, and the class E amplifier which is a type of switching mode amplifier offers very high efficiency approaching 100%. In this paper, 2.4GHz microwave class E amplifier with 66% power added efficiency (PAE) and 17.6dBm output has been linearized for use at wireless LAN transmitter, and digital predistortion technique with look up table is applied. With -3dBm input power of wireless LAN, measured output spectrum can meet the required IEEE 802.11g standard spectrum mask, and the digital predistortion output spectrum has been improved by 5dB of ACPR at 20MHz offset from center frequency.

System Modeling and Robust Control of an AMB Spindle : Part I Modeling and Validation for Robust Control

  • Ahn, Hyeong-Joon;Han, Dong-Chul
    • Journal of Mechanical Science and Technology
    • /
    • v.17 no.12
    • /
    • pp.1844-1854
    • /
    • 2003
  • This paper discusses details of modeling and robust control of an AMB (active magnetic bearing) spindle, and part I presents a modeling and validation process of the AMB spindle. There are many components in AMB spindle : electromagnetic actuator, sensor, rotor, power amplifier and digital controller. If each component is carefully modeled and evaluated, the components have tight structured uncertainty bounds and achievable performance of the system increases. However, since some unknown dynamics may exist and the augmented plant could show some discrepancy with the real plant, the validation of the augmented plant is needed through measuring overall frequency responses of the actual plant. In addition, it is necessary to combine several components and identify them with a reduced order model. First, all components of the AMB spindle are carefully modeled and identified based on experimental data, which also render valuable information in quantifying structured uncertainties. Since sensors, power amplifiers and discretization dynamics can be considered as time delay components, such dynamics are combined and identified with a reduced order. Then, frequency responses of the open-loop plant are measured through closed-loop experiments to validate the augmented plant. The whole modeling process gives an accurate nominal model of a low order for the robust control design.

A Diversity Transmission Technique for Single-Antenna Single-Carrier Systems with Frequency-Domain Equalization (주파수축 등화기를 사용하는 단일 안테나 단일 반송파 시스템을 위한 다이버시티 전송 기술)

  • Rim Minjoong
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.3 s.333
    • /
    • pp.9-14
    • /
    • 2005
  • OFDM(Orthogonal Frequency Division Multiplexing) is widely used in wideband wireless communication systems due to its excellent performance. However, OFDM has a disadvantage of high peak-to-average power ratio and SC-FDE(Single-Carrier with Frequency-Domain Equalization) was introduced to overcome the drawback. SC-FDE is less sensitive to nonlinear power amplifiers than OFDM while its complexity and performance is comparable. This paper proposes a frequency diversity technique for single-antenna BPSK SC-FDE systems using repeated QPSK transmissions with rearranged transmission patterns.

Design of Next Generation Amplifiers Using Nanowire FETs

  • Hamedi-Hagh, Sotoudeh;Oh, Soo-Seok;Bindal, Ahmet;Park, Dae-Hee
    • Journal of Electrical Engineering and Technology
    • /
    • v.3 no.4
    • /
    • pp.566-570
    • /
    • 2008
  • Vertical nanowire SGFETs(Surrounding Gate Field Effect Transistors) provide full gate control over the channel to eliminate short channel effects. This paper presents design and characterization of a differential pair amplifier using NMOS and PMOS SGFETs with a 10nm channel length and a 2nm channel radius. The amplifier dissipates $5{\mu}W$ power and provides 5THz bandwidth with a voltage gain of 16, a linear output voltage swing of 0.5V, and a distortion better than 3% from a 1.8V power supply and a 20aF capacitive load. The 2nd and 3rd order harmonic distortions of the amplifier are -40dBm and -52dBm, respectively, and the 3rd order intermodulation is -24dBm for a two-tone input signal with 10mV amplitude and 10GHz frequency spacing. All these parameters indicate that vertical nanowire surrounding gate transistors are promising candidates for the next generation high speed analog and VLSI technologies.

Spectral gain variation characteristics of the silica-based erbium doped fiber amplifier in the 1545-1557 nm wavelength region (에르븀 첨가 광증폭기의 파장에 따른 이득 특성 측정 및 분석)

  • 김향균;박서연;이동호;박창수
    • Korean Journal of Optics and Photonics
    • /
    • v.8 no.3
    • /
    • pp.209-212
    • /
    • 1997
  • Spectral gain variation characteristics of the silica-based erbium doped fiber amplifiers is investigated in the 1545-1557 nm wavelength region. For a given length of the erbium doped fiber, the gain($G_0$) with minimum spectral gain variation is uniquely determined. The spectral gain imbalance DG is nearly proportional to the difference between G0 and the operating gain(G) with the proportional constant of 0.1-0.2 dB/dB. For the gain flattened EDFA at the input power of -20 dBm/ch. and the gain of 21 dB, the output power and the optical signal to noise variations after 12 cascaded EDFAs were 5 dB and 3 dB, respectively.

  • PDF

Digital Predistortion Technique for MIMO Transmitters (MIMO 송신기에서 결합한 되먹임 신호에 기반한 디지털 전치왜곡 기법)

  • Jeong, Eui-Rim
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37C no.12
    • /
    • pp.1289-1295
    • /
    • 2012
  • An adaptive digital predistortion (PD) technique is proposed for linearization of power amplifiers (PAs) in multiple-input multiple-output (MIMO) transmitters. We consider a PD structure equipped with only one combined feedback path while conventional systems have multiple feedback paths. Hence, the proposed structure is much simpler than that of multiple feedback paths. Based on the structure, a new PD algorithm is derived. The simulation results show that linearization performance of the proposed method is almost the same as the conventional multiple feedback technique while the former is much simpler to implement than the latter.

Design of Low-Power 3rd-order Delta-Sigma Modulator (저전력 3차 델타-시그마 모듈레이터 설계)

  • In, Byoung Wha;Im, Saemin;Park, Sang-Gyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.4
    • /
    • pp.43-51
    • /
    • 2013
  • This paper presents a design and implementation of a low power switched-capacitor 3rd-order delta-sigma modulator for a digital hearing-aid application. The power consumption is reduced by minimizing the output swing of integrators through optimizing the coefficients of modulator architecture and using class-AB output operational amplifiers. The modulator was implemented in a 130nm CMOS technology, and measured to have 79dB of SNR(Signal-to-Noise Ratio) in the signal bandwidth between 100Hz and 10kHz with an oversampling ratio of 160. The power consumption was $60{\mu}W$ from 1.2V power supply and the modulator core occupied $0.53mm{\times}0.53mm$.

Design of Low Power CMOS LNA for using Current Reuse Technique (전류 재사용 기법을 이용한 저전력 CMOS LNA 설계)

  • Cho In-Shin;Yeom Kee-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.8
    • /
    • pp.1465-1470
    • /
    • 2006
  • This paper presents a design of low power CMOS LNA(Low Noise Amplifier) for 2.4 GHz ZigBee applications that is a promising international standard for short area wireless communications. The proposed circuit has been designed using TSMC $0.18{\mu}m$ CMOS process technology and two stage cascade topology by current reuse technique. Two stage cascade amplifiers use the same bias current in the current reused stage which leads to the reduction of the power dissipation. LNA design procedures and the simulation results using ADS(Advanced Design System) are presented in this paper. Simulation results show that the LNA has a extremely low power dissipation of 1.38mW with a supply voltage of 1.0V. This is the lowest value among LNAs ever reported. The LNA also has a maximum gain of 13.38dB, input return loss of -20.37dB, output return loss of -22.48dB and minimum noise figure of 1.13dB.