• 제목/요약/키워드: Parity

검색결과 1,098건 처리시간 0.032초

Improved Reliability-Based Iterative Decoding of LDPC Codes Based on Dynamic Threshold

  • Ma, Zhuo;Du, Shuanyi
    • ETRI Journal
    • /
    • 제37권4호
    • /
    • pp.736-742
    • /
    • 2015
  • A serial concatenated decoding algorithm with dynamic threshold is proposed for low-density parity-check codes with short and medium code lengths. The proposed approach uses a dynamic threshold to select a decoding result from belief propagation decoding and order statistic decoding, which improves the performance of the decoder at a negligible cost. Simulation results show that, under a high SNR region, the proposed concatenated decoder performs better than a serial concatenated decoder without threshold with an Eb/N0 gain of above 0.1 dB.

벡터제어 유도전동기 구동장치를 위한 패리티 관계식을 이용한 엔코더 고장검출 기법 (An Encoder Fault Detection Scheme using Parity Equation for Vector Controlled Induction Motor Drives)

  • 박태건;류지수;이기상
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2001년도 하계학술대회 논문집 D
    • /
    • pp.2014-2017
    • /
    • 2001
  • In induction motor control systems driven by the indirect vector control scheme, the errorneous measurement of rotor speed results in incorrect flux angle estimate and consequently deteriorates the overall control performance. In this paper the effect of encoder fault on motor variables and control performance is analyzed by both theoretical approach and experimental study. A parity equation based on the power is suggested and applied to detect the incipient fault of encoder.

  • PDF

순환 치환 행렬을 이용한 ALT LDPC 부호의 설계 (A Design of ALT LDPC Codes Using Circulant Permutation Matrices)

  • 이광재
    • 한국전자통신학회논문지
    • /
    • 제7권1호
    • /
    • pp.117-124
    • /
    • 2012
  • 본 논문에서는 cycle-4를 쉽게 피하고 가변 부호율과 길이로 접근할 수 있게 하는 순환 치환 행렬(CPM; circulant permutation matrix)을 토대로 한 간단한 패리티 검사 행렬의 구성 방법을 제안한다. 결과적으로 부행렬 연산은 여러 CPM들의 곱셈으로 처리될 수 있으며 LDPC 부호화 계산은 매우 간단하게 수행된다. 또한 LDPC 부호의 고속 부호화 문제를 고려한다. 제안한 설계는 정규, 비정규 LDPC 부호 둘 다를 위한 간단한 행렬 연산에 근거한 고속 부호화를 가능하게 한다.

Selection-based Low-cost Check Node Operation for Extended Min-Sum Algorithm

  • Park, Kyeongbin;Chung, Ki-Seok
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제15권2호
    • /
    • pp.485-499
    • /
    • 2021
  • Although non-binary low-density parity-check (NB-LDPC) codes have better error-correction capability than that of binary LDPC codes, their decoding complexity is significantly higher. Therefore, it is crucial to reduce the decoding complexity of NB-LDPC while maintaining their error-correction capability to adopt them for various applications. The extended min-sum (EMS) algorithm is widely used for decoding NB-LDPC codes, and it reduces the complexity of check node (CN) operations via message truncation. Herein, we propose a low-cost CN processing method to reduce the complexity of CN operations, which take most of the decoding time. Unlike existing studies on low complexity CN operations, the proposed method employs quick selection algorithm, thereby reducing the hardware complexity and CN operation time. The experimental results show that the proposed selection-based CN operation is more than three times faster and achieves better error-correction performance than the conventional EMS algorithm.

Implementation of a High Performance XOR-XNOR Circuit

  • 김정범
    • 한국전자통신학회논문지
    • /
    • 제17권2호
    • /
    • pp.351-356
    • /
    • 2022
  • The parity function can be implemented with XOR (exclusive-OR) and XNOR (exclusive NOR) circuit. In this paper we propose a high performance XOR-XNOR circuit. The proposed circuitreduced the internal load capacitance on critical path and implemented with 8 transistors. The circuit produces a perfect output signals for all input combinations. Compared with the previous circuits, the proposed circuit presents the improved characteristics in average propagation delay time, power dissipation, power-delay product (PDP), and energy-delay-product (EDP). The proposed circuits are implemented with standard CMOS 0.18um technology. Computer simulations using SPICE show that the proposed circuit realizes the expected logic functions and achieves a reasonable performance.

FIXED-WIDTH PARTITIONS ACCORDING TO THE PARITY OF THE EVEN PARTS

  • John M. Campbell
    • 대한수학회보
    • /
    • 제60권4호
    • /
    • pp.1017-1024
    • /
    • 2023
  • A celebrated result in the study of integer partitions is the identity due to Lehmer whereby the number of partitions of n with an even number of even parts minus the number of partitions of n with an odd number of even parts equals the number of partitions of n into distinct odd parts. Inspired by Lehmer's identity, we prove explicit formulas for evaluating generating functions for sequences that enumerate integer partitions of fixed width with an even/odd number of even parts. We introduce a technique for decomposing the even entries of a partition in such a way so as to evaluate, using a finite sum over q-binomial coefficients, the generating function for the sequence of partitions with an even number of even parts of fixed, odd width, and similarly for the other families of fixed-width partitions that we introduce.

유한 크기 효과를 고려한 비선형 의존성 지표를 활용한 계층적 리스크 패리티 모형 기반 포트폴리오 최적화 (Hierarchical Risk Parity Portfolio Optimization via Nonlinear Measures Considering Finite Size Effects)

  • 최인수;김우창
    • 한국정보처리학회:학술대회논문집
    • /
    • 한국정보처리학회 2023년도 추계학술발표대회
    • /
    • pp.8-10
    • /
    • 2023
  • 본 연구는 계층적 리스크 패리티 (Hierarchical Risk Parity, HRP) 포트폴리오 방법론과 정규화된 상호 정보 거리의 결합을 연구하였다. 이때, 한정된 이동창에서 발생할 수 있는 유한 크기 효과(finite size effects) 문제를 극복하기 위해 무작위로 섞인 NID 값에 대한 평균치를 제공함에 따라 NID 를 활용한 새로운 포트폴리오 최적화 방법을 제안한다. 본 연구의 결과는 NID 를 통합한 HRP 포트폴리오가 기존 방법론에 비해 통계적 장점과 함께 더욱 효율적이며 안정적임을 보여준다.

Genetic Parameters for Litter Size in Pigs Using a Random Regression Model

  • Lukovic, Z.;Uremovic, M.;Konjacic, M.;Uremovic, Z.;Vincek, D.
    • Asian-Australasian Journal of Animal Sciences
    • /
    • 제20권2호
    • /
    • pp.160-165
    • /
    • 2007
  • Dispersion parameters for the number of piglets born alive were estimated using a repeatability and random regression model. Six sow breeds/lines were included in the analysis: Swedish Landrace, Large White and both crossbred lines between them, German Landrace and their cross with Large White. Fixed part of the model included sow genotype, mating season as month-year interaction, parity and weaning to conception interval as class effects. The age at farrowing was modelled as a quadratic regression nested within parity. The previous lactation length was fitted as a linear regression. Random regressions for parity on Legendre polynomials were included for direct additive genetic, permanent environmental, and common litter environmental effects. Orthogonal Legendre polynomials from the linear to the cubic power were fitted. In the repeatability model estimate of heritability was 0.07, permanent environmental effect as ratio was 0.04, and common litter environmental effect as ratio was 0.01. Estimates of genetic parameters with the random regression model were generally higher than in the repeatability model, except for the common litter environmental effect. Estimates of heritability ranged from 0.06 to 0.10. Permanent environmental effect as a ratio increased along a trajectory from 0.03 to 0.11. Magnitudes of common litter effect were small (around 0.01). The eigenvalues of covariance functions showed that between 7 and 8 % of genetic variability was explained by individual genetic curves of sows. This proportion was mainly covered by linear and quadratic coefficients. Results suggest that the random regression model could be used for genetic analysis of litter size.

가중치가 부과된 Bit-flipping 기법을 이용한 LDPC 코딩 (A Low Density Parity Check Coding using the Weighted Bit-flipping Method)

  • 조경현;나극환
    • 전자공학회논문지 IE
    • /
    • 제43권4호
    • /
    • pp.115-121
    • /
    • 2006
  • 본 논문에서는 통신 시스템에서 채널 전송에 의한 데이터의 오류 체크와 정정문제에 대해서 제안하였다. 제안된 LDPC 코드는 VDSL 시스템에서의 AWGN 채널 모델링에 의해 최소화된 채널 에러를 위해 사용된다. LDPC 코드는 낮은 밀도 패리티비트를 사용하기 때문에, 수학적인 복잡도가 낮고 처리 시간이 짧다. 또한 LDPC 코드의 성능은 반복 복호 알고리즘에서 긴 코드 워드에 대해 터보 코드보다 더 나은 성능을 가지고 있다. 제안된 시스템의 송신기에서 발생 행렬에 의해서 부호어가 발생되고, 수신기에서 사용된 에러 정정 알고리즘은 가중치를 갖는 Bit-flipping 방식이다. 이 방식은 기존의 Bit-flipping 방식과 달리 더 정확한 에러를 검출하고, 정정하기 위해 발생된 패리티 비트에 대해서 가중치를 주어 에러 정정을 하는 방식이다. 제안된 가중치를 갖는 Bit-flipping 알고리즘은 기존의 Bit-flipping 알고리즘에 비해서 1 dB 이상의 이득 개선을 확인할 수 있었다.