[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.3837/tiis.2021.02.006

Selection-based Low-cost Check Node Operation for Extended Min-Sum Algorithm

Park, Kyeongbin (Hanyang University)
Chung, Ki-Seok (Hanyang University)

Publication Information

KSII Transactions on Internet and Information Systems (TIIS) / v.15, no.2, 2021 , pp. 485-499 More about this Journal

Abstract

Although non-binary low-density parity-check (NB-LDPC) codes have better error-correction capability than that of binary LDPC codes, their decoding complexity is significantly higher. Therefore, it is crucial to reduce the decoding complexity of NB-LDPC while maintaining their error-correction capability to adopt them for various applications. The extended min-sum (EMS) algorithm is widely used for decoding NB-LDPC codes, and it reduces the complexity of check node (CN) operations via message truncation. Herein, we propose a low-cost CN processing method to reduce the complexity of CN operations, which take most of the decoding time. Unlike existing studies on low complexity CN operations, the proposed method employs quick selection algorithm, thereby reducing the hardware complexity and CN operation time. The experimental results show that the proposed selection-based CN operation is more than three times faster and achieves better error-correction performance than the conventional EMS algorithm.

Keywords

Non-binary Low-density Parity Check; Extended Min-sum Algorithm; Hardware Optimization;

Citations & Related Records

Reference

1	L. Barnault and D. Declercq, "Fast decoding algorithm for LDPC over GF(2^q)," in Proc. of 2003 IEEE Information Theory Workshop, pp. 70-73, Mar. 2003.
2	T. Lehnigk-Emden and N. Wehn, "Complexity evaluation of non-binary Galois field LDPC code decoders," in Proc. of 2010 6th IEEE International Symposium on Turbo Codes and Iterative Information Processing, pp. 53-57, Sep. 2010.
3	F. Garcia-Herrero, D. Declercq, and J. Valls, "Non-Binary LDPC decoder based on symbol flipping with multiple votes," IEEE Communications Letters, vol. 18, no. 5, pp. 749-752, May 2014. DOI
4	D. Declercq and M. Fossorier, "Decoding algorithms for nonbinary LDPC codes over GF(q)," IEEE Transactions on Communications, vol. 55, no. 4, pp. 633-643, Apr. 2007. DOI
5	H. Wymeersch, H. Steendam, and M. Moeneclaey, "Log-domain decoding of LDPC codes over GF(q)," in Proc. of 2004 IEEE International Conference on Communications, vol. 2, pp. 772-776, June 2004.
6	E. Li, K. Gunnam, and D. Declercq, "Trellis based extended min-sum for decoding nonbinary LDPC codes," in Proc. of the 8th International Symposium on Wireless Communication Systems, pp. 46-50, Nov. 2011.
7	E. Li, D. Declercq, and K. Gunnam, "Trellis-based extended min-sum algorithm for non-binary LDPC codes and its hardware structure," IEEE Transactions on Communications, vol. 61, no. 7, pp. 2600-2611, July 2013. DOI
8	G. Haboub, "Entwicklungen verteilter Bildercodierungsmethoden basierend auf LDPC," Doctoral Dissertation, Berlin Institute of Technology, Berlin, Germany, 2011.
9	J. O. Lacruz, F. Garcia-Herrero, J. Valls, and D. Declercq, "One minimum only trellis decoder for non-binary low-density parity-check codes," IEEE transactions on circuits and systems I: regular papers, vol. 62, no. 1, pp. 177-184, 2014. DOI
10	J. O. Lacruz, F. Garcia-Herrero, M. J. Canet, and J. Valls, "Reduced-complexity nonbinary LDPC decoder for high-order Galois fields based on trellis min-max algorithm," IEEE Transactions on very large scale integration (VLSI) Systems, vol. 24, no. 8, pp. 2643-2653, 2016. DOI
11	E. Boutillon and L. Conde-Canencia, "Bubble check: A simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders," Electronics Letters, vol. 46, no. 9, pp. 633-634, Apr. 2010. DOI
12	H. P. Thi and H. Lee, "Two-extra-column trellis min-max decoder architecture for nonbinary LDPC codes," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 5, pp. 1787-1791, 2017. DOI
13	Y. Hwang, K. Yang, and K. Cheun, "Low-latency low-complexity heap-based extended min-sum algorithms for non-binary low-density parity-check codes," IET Communications, vol. 9, no. 9, pp. 1191-1198, June 2015. DOI
14	R. Gallager, "Low-density parity-check codes," IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21-28, Jan. 1962. DOI
15	P. Schlafer, N. Wehn, M. Alles, T. Lehnigk-Emden, and E. Boutillon, "Syndrome based check node processing of high order NB-LDPC decoders," in Proc. of the 22nd International Conference on Telecommunications (ICT), pp. 156-162, Apr. 2015.
16	Y. Lu, N. Qiu, Z. Chen, and S. Goto, "An efficient majority-logic based message-passing algorithm for non-binary LDPC decoding," in Proc. of 2012 IEEE Asia Pacific Conference on Circuits and Systems, pp. 479-482, Dec. 2012.
17	C. Poulliat, M. Fossorier, and D. Declercq, "Design of regular (2, d_c)-LDPC codes over GF(q) using their binary images," IEEE Transactions on Communications, vol. 56, no. 10, pp. 1626-1635, Oct. 2008. DOI
18	F. R. Kschischang, B. J. Frey, and H. A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Transactions on Information Theory, vol. 47, no. 2, pp. 498-519, Feb. 2001.
19	T. X. Pham, T. N. Tan, and H. Lee, "Minimal-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, 216-220, 2020.