• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.4
• /
• pp.342-348
• /
• 1999

This paper describes a low-cost single-phase active power filter, which consists of a half-bridge P\A미1 inverter with a s simple control circuit. In order to verify the performance of proposed active power filter, many computer simulations w with EMTP codes and experimental works with a hardware prototype were done. Both results confirm that the p proposed active power filter shows excellent performance to eliminate the harmonics generated in the single-phase non l linear‘ load. The active power filter has advantage of low implementation cost and compact size. using a half-bridge i inverter and a simple control circuit with only one current sensor. So. it can be fabricated as a plug-in type.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.66 no.1
• /
• pp.211-215
• /
• 2017

The APF (All Pass Filter) method that utilizes the computational power of the controller is most commonly used. However, since the calculation of the filter coefficient is complicated, the calculation is carried out in advance. It is difficult to apply it to the frequency fluctuation environment because the coefficient value is fixed. In this paper, a new control method of single phase PLL that can be usefully used in PWM converter device for electric railway was explained. Comparison and examination of similarities and differences between the conventional APF method PLL controller method and the newly proposed modified MA filter method PLL technique were performed. The possibility of implementation of the modified MA filter method through computer simulation was analyzed. In conclusion, the method proposed as the conclusion was applied to the APU(Auxiliary Power System) of 8200 Series Electric Locomotive and its usefulness was confirmed.

• Journal of IKEEE
• /
• v.23 no.2
• /
• pp.461-468
• /
• 2019

A continuous-time Delta-Sigma ADC has various benefits; it does not require an explicit anti-aliasing filter, and it is able to handle wider-band signals with less power consumption in comparison with a discrete-time Delta-Sigma ADC. However, it inherently needs to sample the signal with a high-speed clock, necessitating a complex decimation filter that operates at high speed in order to convert the modulator output to a low-rate high-resolution digital signals without causing aliasing. This paper proposes a continuous-time Delta-Sigma ADC architecture that employs pulse-width modulation and shows that the proposed architecture lends itself to a simpler implementation of the decimation filter using a lookup table.

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.193-197
• /
• 2001

This paper presents a novel circuit topology of the double two-switch forward type high frequency transformer linked soft-switching PWM DC-DC power converter with tapped inductor filters that can operate under a condition of the low peak voltage stress across the power semiconductor devices and lowered peak current stress through the transformer for some high power applications. This circuit topology of an interleaved two-switch forward soft-switching power converter is proposed in the order to minimize an idle circulating current due to the tapped inductor filter without of any additional active auxiliary resonant-assisted snubber circuits, such as active resonant DC link snubbers and AC link snubbers, active resonant commutation leg link snubbers. The unique advantages of this power converter are less power circuit components and power semiconductor devices, constant frequency PWM scheme, cost effective configuration and wider soft-switching PWM operation range under PWM power regulations load variations. The practical effectiveness of the proposed soft-switching converter circuit topology is tested by simulations and is proved by experimental results received from the 500W-100kHz breadboard setup.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.535-538
• /
• 1994

In this paper, an isolated ZVS-PWM boost converter is proposed for single stage line conversion. For power factor correction, we used the half bridge topology at the primary side of isolation transformer permitting switching devices to operate under ZVS by using circuit parastics and operating at a fixed duty ratio near 50%. Thus the relatively continuous input current distortion and small size input filter are also achievable. The ZVS-PWM boost operation of the proposed converter can be achieved by using the boost inductor $L_f$, main switch $Q_3$, and simple auxiliary circuit at the secondary side of isolation transformer. The secondary side circuit differ from a conventional PWM boost converter by introduction a simple auxiliary circuit. The auxiliary circuit is actived only during a short switching transition time to create the ZVS condition for the main switch as that of the ZVT-PWM boost converter. With a single stage, it is possible to achieve a sinusoidal line current at unity power factor as well as the isolated 48V DC output. Comparing to the two stage schemes, overall effiency of the proposed converter is highly improved due to the effective ZVS of all devices as well as single stage power conversion. Thus, it can be operated at high switching frequency allowing use of small size input filter. Minimum voltage and current stress make it high power application possible.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.369-372
• /
• 1994

In this paper, a voltage type dual PWM converter which achives the bidirectional power flow between a AC supply and a DC bus voltage is described. In PWM modulator, there exist a time difference between the sampling time and carrier wave, it achieves stable modulation even the disturbance in the synchronous AC source voltage. And this paper proposes the compensation method and the control method related a disturbance of synchronous signal using the low pass filter and phase shifter for the stable modulation. As a result the voltage type dual PWM converter makes the imput current wave as sinusoid, and performs the high power factor driving.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.59 no.1
• /
• pp.40-46
• /
• 2010

DC link electrolytic capacitors are widely used in various PWM power converter system, such as adjustable speed driver(ASD) or DC/DC converter. Electrolytic capacitors, which is the most of the time affected by aging effect, plays a very important role for the power electronics system quality and reliability. This objective of this paper is to propose a improvement method to detect the rise of equivalent series resistor(ESR) in order to realize the online failure prediction of electrolytic capacitor for DC link of PWM power converter. The ESR detection scheme is based on the determination of the electrolytic capacitor AC losses calculated from voltage/current measurement using AC coupling. Therefore, the preposed online failure prediction method has the merits of easy ESR computation and circuit simplicity compare with BPF method. Simulation results show the veridity of the proposed on-line ESR estimation method.

• Journal of Power Electronics
• /
• v.1 no.2
• /
• pp.107-116
• /
• 2001

Two AC-DC PWM full-bridge converters that can input current to improve input power factor while performing dc-dc conversion are investigated in this paper. Both converters are simple in that they are similar to the standard PWM full-bridge converter with a diode rectifier/LC low-pass filter input, and both can operate with a simple method of PWM control. In the paper, the operation of the converters is explained and their steady-state characteristics are discussed. The feasibility of the converters and their ability to meet EN61000-3-2 Class D Standards for electrical equipment are shown with results obtained from experimental prototypes. The performance of both converters in terms of dc bus voltage level, input power factor and efficiency is compared and discussed.

• Journal of Power Electronics
• /
• v.10 no.5
• /
• pp.548-554
• /
• 2010

In this paper, a 1.5 kW Interior Permanent Magnet Synchronous Generator (IPMSG) with a power conditioner for the grid integration of a variable-speed wind turbine is developed. The power-conditioning system consists of a series-type 12-pulse diode rectifier powered by a phase shifting transformer and then cascaded to a PWM voltage source inverter. The PWM inverter is utilized to supply sinusoidal currents to the utility line by controlling the active and reactive current components in the q-d rotating reference frame. While the q-axis active current of the PWM inverter is regulated to follow an optimized active current reference so as to track the maximum power of the wind turbine. The d-axis reactive current can be adjusted to control the reactive power and voltage. In order to track the maximum power of the wind turbine, the optimal active current reference is determined by using a simple MPPT algorithm which requires only three sensors. Moreover, the phase angle of the utility voltage is detected using a simple electronic circuit consisting of both a zero-crossing voltage detecting circuit and a counter circuit employed with a crystal oscillator. At the generator terminals, a passive filter is designed not only to decrease the harmonic voltages and currents observed at the terminals of the IPMSG but also to improve the generator efficiency. The laboratory results indicate that the losses in the IPMSG can be effectively reduced by setting a passive filter at the generator terminals.

• 제어로봇시스템학회:학술대회논문집
• /
• 2004.08a
• /
• pp.1975-1980
• /
• 2004

A parallel active power filter is designed and implemented to compensate for undesired current harmonics generated by a nonlinear load. The filter works based on PWM strategy and control signal is generated using a model predictive controller. To evaluate the achievements, a PI controller is also designed and implemented. Experimental results indicate about 50% increase in the efficiency over PI controller.