• Title/Summary/Keyword: PD mode

Search Result 136, Processing Time 0.024 seconds

다목적실용위성 1호 태양지향모드에서의 연료 절감을 위한 퍼지제어기 설계

  • Choi, Hong-Taek;Han, Jung-Youp
    • Aerospace Engineering and Technology
    • /
    • v.1 no.1
    • /
    • pp.97-105
    • /
    • 2002
  • The mission life of a satellite determines the amount of fuel required on-board, while the total mass requirement limits the fuel to be loaded. Hence, for the design of thruster control loop, not only the satellite pointing accuracy but the saving of fuel is to be considered. In this paper, a two-step fuzzy controller is proposed for the thruster control loop to save fuel consumption. This approach combines requirements for pointing control accuracy with minimum fuel consumption into a fuzzy controller design. To demonstrate this approach, we have designed a fuzzy controller for the Sun Pointing Mode of KOMPSAT-1. The performance of this fuzzy controller design is compared with that of PD controller used for KOMPSAT-1.

  • PDF

A Stability Estimation Method of HVDC System Using Reduced Model (축약모델을 이용한 HVDC시스템의 안정도 평가)

  • Kim Chan-Ki;Lim Seong-Joo;Choo Jin-Boo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.10 no.1
    • /
    • pp.1-12
    • /
    • 2005
  • This paper deals with the HVDC stability according to controller types and control modes. From the viewpoint of controllers, the HVDC system which has PI, PD and PID, is designed considering the system response and stability. Also the HVDC system consists of multi-control modes like voltage control, current control and alpha control. Therefore, the HVDC stability analysis have to consider the above control modes and controller types. In this paper, the reduced model of HVDC control is analyzed in PSS/E(Power System Simulation/Engineering) and PSCAD/EMTDC.

A comparative study of different active heave compensation approaches

  • Zinage, Shrenik;Somayajula, Abhilash
    • Ocean Systems Engineering
    • /
    • v.10 no.4
    • /
    • pp.373-397
    • /
    • 2020
  • Heave compensation is a vital part of various marine and offshore operations. It is used in various applications, including the transfer of cargo between two vessels in the open ocean, installation of topsides of an offshore structure, offshore drilling and for surveillance, reconnaissance and monitoring. These applications typically involve a load suspended from a hydraulically powered winch that is connected to a vessel that is undergoing dynamic motion in the ocean environment. The goal in these applications is to design a winch controller to keep the load at a regulated height by rejecting the net heave motion of the winch arising from ship motions at sea. In this study, we analyze and compare the performance of various control algorithms in stabilizing a suspended load while the vessel is subjected to changing sea conditions. The KCS container ship is chosen as the vessel undergoing dynamic motion in the ocean. The negative of the net heave motion at the winch is provided as a reference signal to track. Various control strategies like Proportional-Derivative (PD) Control, Model Predictive Control (MPC), Linear Quadratic Integral Control (LQI), and Sliding Mode Control (SMC) are implemented and tuned for effective heave compensation. The performance of the controllers is compared with respect to heave compensation, disturbance rejection and noise attenuation.

Comparative Study of Performance of Switching Control and Synchronous Notch Filter Control for Active Magnetic Bearings (능동 자기 베어링을 위한 동기 노치필터 제어기와 스위칭 제어기의 성능 비교 연구)

  • Yoo, Seong Yeol;Noh, Myounggyu
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.37 no.4
    • /
    • pp.511-519
    • /
    • 2013
  • Switching controllers for active magnetic bearings are claimed to minimize the copper losses because they do not use bias currents. In this study, we compare the performances of the switching controller with those of the widely used proportional-derivative (PD) controller. The PD controller is combined with a synchronous notch filter to reduce the effect of the unbalance disturbance. For a fair and objective comparison, the PD controller is designed systematically. The switching controller is designed so that the dynamics of the two controllers are almost identical. A system model is developed. This model includes the flexible modes of the rotor and the dynamics of the sensors and amplifiers. The simulation results show that the switching controller indeed reduces the copper loss at lower speeds. However, it fails to operate around the speed close to the bending mode of the rotor.

Hybrid FFT processor design using Parallel PD adder circuit (병렬 PD가산회로를 이용한 Hybrid FFT 연산기 설계)

  • 김성대;최전균;안점영;송홍복
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2000.10a
    • /
    • pp.499-503
    • /
    • 2000
  • The use of Multiple-Valued FFT(Fast fourier Transform) is extended from binary to multiple-valued logic(MVL) circuits. A multiple-valued FFT circuit can be implemented using current-mode CMOS techniques, reducing the transitor, wires count between devices to half compared to that of a binary implementation. For adder processing in FFT, We give the number representation using such redundant digit sets are called redundant positive-digit number representation and a Redundant set uses the carry-propagation-free addition method. As the designed Multiple-valued FFT internally using PD(positive digit) adder with the digit set 0,1,2,3 has attractive features on speed, regularity of the structure and reduced complexities of active elements and interconnections. for the mutiplier processing, we give Multiple-valued LUT(Look up table)to facilitate simple mathmatical operations on the stored digits. Finally, Multiple-valued 8point FFT operation is used as an example in this paper to illuatrates how a multiple-valued FFT can be beneficial.

  • PDF

The Effects of Retinoic Acid on the Regenerating Limbs of the Larval Korean Newt (Hynobius leechii) (한국산의 도롱뇽(Hynobius leechii) 유생의 다리재생에 미치는 Retinoic Acid의 효과)

  • 이해광;김원선
    • The Korean Journal of Zoology
    • /
    • v.33 no.3
    • /
    • pp.322-329
    • /
    • 1990
  • The effects of retinoic acid (RA) on the regenerating limbs of Korean newt (Hynobius leechii) larvae have been studied. Intraperitoneal injection of RA at 4 days post-amputation caused the proximalization of regenerate structures in the proximodistal (PD) axis of the limbs amputated through either the distal zeugopodium or the distal stylopodium. The mean level of proximalization (MLP) increased as a dose-dependent manner, and the MLP was also dependent on the level of amputation at a given dose of RA. At the dose of 150 $\mu$ g/g body wt., MLP's in either amputation level reached close to a peak value, and an increasing number of inhibition of regeneration or duplication in the transverse plane occurred at the dose of 200 $\mu$ g/ g body wt. and above. The changes induced by RA treatment suggest that positional values in the cells of the regenerating limbs have been modified in the three cardinal axes including PD and transverse axes in a graded mode. Furthermore, from the comparison of data in two different amputation levels, it can be speculated that the sensitivity of cells to RA effect along the PD axis might not be linear.

  • PDF

A Unified Analytical One-Dimensional Surface Potential Model for Partially Depleted (PD) and Fully Depleted (FD) SOI MOSFETs

  • Pandey, Rahul;Dutta, Aloke K.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.11 no.4
    • /
    • pp.262-271
    • /
    • 2011
  • In this work, we present a unified analytical surface potential model, valid for both PD and FD SOI MOSFETs. Our model is based on a simplified one dimensional and purely analytical approach, and builds upon an existing model, proposed by Yu et al. [4], which is one of the most recent compact analytical surface potential models for SOI MOSFETs available in the literature, to improve its accuracy and remove its inconsistencies, thereby adding to its robustness. The model given by Yu et al. [4] fails entirely in modeling the variation of the front surface potential with respect to the changes in the substrate voltage, which has been corrected in our modified model. Also, [4] produces self-inconsistent results due to misinterpretation of the operating mode of an SOI device. The source of this error has been traced in our work and a criterion has been postulated so as to avoid any such error in future. Additionally, a completely new expression relating the front and back surface potentials of an FD SOI film has been proposed in our model, which unlike other models in the literature, takes into account for the first time in analytical one dimensional modeling of SOI MOSFETs, the contribution of the increasing inversion charge concentration in the silicon film, with increasing gate voltage, in the strong inversion region. With this refinement, the maximum percent error of our model in the prediction of the back surface potential of the SOI film amounts to only 3.8% as compared to an error of about 10% produced by the model of Yu et al. [4], both with respect to MEDICI simulation results.

Cost Effective Silica-Based 100 G DP-QPSK Coherent Receiver

  • Lee, Seo-Young;Han, Young-Tak;Kim, Jong-Hoi;Joung, Hyun-Do;Choe, Joong-Seon;Youn, Chun-Ju;Ko, Young-Ho;Kwon, Yong-Hwan
    • ETRI Journal
    • /
    • v.38 no.5
    • /
    • pp.981-987
    • /
    • 2016
  • We present a cost-effective dual polarization quadrature phase-shift coherent receiver module using a silica planar lightwave circuit (PLC) hybrid assembly. Two polarization beam splitters and two $90^{\circ}$ optical hybrids are monolithically integrated in one silica PLC chip with an index contrast of $2%-{\Delta}$. Two four-channel spot-size converter integrated waveguide-photodetector (PD) arrays are bonded on PD carriers for transverse-electric/transverse-magnetic polarization, and butt-coupled to a polished facet of the PLC using a simple chip-to-chip bonding method. Instead of a ceramic sub-mount, a low-cost printed circuit board is applied in the module. A stepped CuW block is used to dissipate the heat generated from trans-impedance amplifiers and to vertically align RF transmission lines. The fabricated coherent receiver shows a 3-dB bandwidth of 26 GHz and a common mode rejection ratio of 16 dB at 22 GHz for a local oscillator optical input. A bit error rate of $8.3{\times}10^{-11}$ is achieved at a 112-Gbps back-to-back transmission with off-line digital signal processing.

Study on Sensitivity of Burst-Mode Optical Receiver Depending on Photodiode Capacitance (포토다이오드의 정전용량에 따른 버스트모드 광 수신소자의 수신감도 연구)

  • Lee, Jung-Moon;Kim, Chang-Bong
    • Korean Journal of Optics and Photonics
    • /
    • v.19 no.5
    • /
    • pp.343-348
    • /
    • 2008
  • This study was carried out to commercialize FTTH by developing a burst mode optical receiver for E-PON. The optical receiver was manufactured by minimizing the capacitance of a photodiode to improve sensitivity for meeting 10, 20 km OLT Rx standard of E-PON at the transmission speed of 1.25 Gb/s. When bit-error ratio is $10^{-12}$ and PRBS is $2^5-1$, sensitivity is -26 dBm, loud/soft ratio is 23 dB. Both preamble time and guard time were set to 102.4 ns (128 bit). After comparing a photodiode whose capacitance is 0.53 pF with another photodiode whose capacitance has been minimized to 0.26 pF, we could see that sensitivity improved to 0.7 dBm and so did bandwidth to 190 MHz of burst mode for the optical receiver manufactured by the photodiode whose capacitance is 0.26 pF.

The Design of SCR-based Whole-Chip ESD Protection with Dual-Direction and High Holding Voltage (양 방향성과 높은 홀딩전압을 갖는 사이리스터 기반 Whole-Chip ESD 보호회로)

  • Song, Bo-Bae;Han, Jung-Woo;Nam, Jong-Ho;Choi, Yong-Nam;Koo, Yong-Seo
    • Journal of IKEEE
    • /
    • v.17 no.3
    • /
    • pp.378-384
    • /
    • 2013
  • We have investigated the electrical characteristics of SCR(Silicon Controlled Rectifier)-based ESD power clamp circuit with high holding voltage and dual-directional ESD protection cells for a whole-chip ESD protection. The measurement results indicate that the dimension of n/p-well and p-drift has a great effect on holding voltage (2V-5V). Also A dual-directional ESD protection circuit is designed for I/O ESD protection application. The trigger voltage and the holding voltage are measured to 5V and 3V respectively. In comparison with typical ESD protection schemes for whole-chip ESD protection, this ESD protection device can provide an effective protection for ICs against ESD pulses in the two opposite directions, so this design scheme for whole-chip ESD protection can be discharged in ESD-stress mode (PD, ND, PS, NS) as well as VDD-VSS mode. Finally, a whole-chip ESD protection can be applied to 2.5~3.3V VDD applications. The robustness of the novel ESD protection cells are measured to HBM 8kV and MM 400V.