• Journal of the Korea Society for Simulation
• /
• v.11 no.2
• /
• pp.17-29
• /
• 2002

There is an increasing interest in high-performance A/D(Analog-to-Digital) converters for use in integrated analog and digital mixed processing systems. Pipeline A/D converter architectures coupled with BiCMOS process technology have the potential for realizing monolithic high-speed and high-accuracy A/D converters. In this paper, the design of 12bit pipeline BiCMOS A/D converter presented. A BiCMOS operational amplifier and comparator suitable for use in the pipeline A/D converter. Test/simulation results of the circuit blocks and the converter system are presented. The main features is low distortion track-and-hold with 0-300MHz input bandwidth, and a proprietary 12bit multi-stage quantizer. Measured value is DNL=${\pm}$0.30LSB, INL=${\pm}$0.52LSB, SNR=66dBFS and SFDR=74dBc at Fin=24.5MHz. Also Fabricated on 0.8um BiCMOS process.

• ETRI Journal
• /
• v.31 no.2
• /
• pp.209-214
• /
• 2009

In this paper, we propose a novel test methodology for the detection of catastrophic and parametric faults present in analog very large scale integration circuits. An automatic test pattern generation algorithm is proposed to generate piece-wise linear (PWL) stimulus using wavelets and a genetic algorithm. The PWL stimulus generated by the test algorithm is used as a test stimulus to the circuit under test. Faults are injected to the circuit under test and the wavelet coefficients obtained from the output response of the circuit. These coefficients are used to train the neural network for fault detection. The proposed method is validated with two IEEE benchmark circuits, namely, an operational amplifier and a state variable filter. This method gives 100% fault coverage for both catastrophic and parametric faults in these circuits.

• ETRI Journal
• /
• v.32 no.4
• /
• pp.503-511
• /
• 2010

WiBro radio frequency (RF) repeater is used for solving the problem of partial shadow areas in the wireless communication field that uses time-division duplexing (TDD) mode. In this paper, a method to efficiently generate TDD signals for WiBro RF repeater is proposed and its digital circuit is implemented. A TDD signal is detected from RF signals transmitted/received to/from RF repeater and then inputted again into the RF repeater, so that it can operate normally. First, the envelope of downlink signals is detected and then clamped to extract the basic form of a TDD signal using an operational amplifier circuit. Next, the TDD signal is generated by restoring and filtering the shape which has been distorted by the wireless channel. The algorithm and system to acquire TDD signal are developed with a goal to have simple but powerful functions with as little cost as possible. The proposed method is implemented as an RF-digital integrated system and verified through the experiments under the same condition as actual WiBro service environment.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.7 no.2
• /
• pp.21-25
• /
• 1970

A Possibility of improving the temperature behavior by the use of a balanced diode compensation circuit in a Digital to Analogue converter is studied. Better linearity is achieved by eliminating the ladder network for the summation by means of an operational amplifier. Speed Consideration are taken to achieve 1.5 mesa bits per second with more than 80% useful plateau.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.3
• /
• pp.137-144
• /
• 1989

A building block approach to generate an analog multiplier architecture is described. Several non-idealities including the effects of the mobility degradation present in a typical operational transconductance amplifier (OTA) are minimized by using a two cross coupled OTA structure. It is shown that the third-order harmonic distortion is cancelled even at high temperatures. It is proved that OTA based approach is suitable for analog singal processing at relatively high temperatures.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.6
• /
• pp.51-57
• /
• 1997

Low-voltage, low-power gm-C filter utilizing newly dveloped operational transconductance amplifier (OTA) is described in this paper. The OTA has only two MOS transistors in saturation region between $V_{DD}$ and GND, and thus low voltage operation is possible. To improve the linearity, the OTA is made differential. Common mode feedback, essential in differential circuit, requires no additional implemented in $0.8\mu\textrm{m}$ CMOS process, and the center frequency can be controlled from 15MHz with 3.0V single power supply.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.7 s.361
• /
• pp.31-36
• /
• 2007

A saw-tooth waveform generator whose frequency can be controlled with a do bias current is proposed. The generator utilizes operational transconductance amplifiers (OTA's) as switching element. It features simple and wide sweep capability The circuit built with commercially avaliable components exhibits good linearity of current-to-frequency transfer characteristics and relatively low temperature sensitivity.

• Journal of IKEEE
• /
• v.21 no.4
• /
• pp.375-380
• /
• 2017

A differential current-to-time interval converter is presented for current mode sensors. It consists of a ramp voltage generator, a current mode sensor, a reference current source, two current-tunable Schmitt triggers, a one-shot multivibrator, and two logic gates. The design principle is to apply a ramp voltage to each input of the two current-tunable Schmitt triggers whose threshold voltages are proportional to the drain current values of the current mode sensors. A proposed circuit converts a current change in the ISFET biosensor into its equivalent pulse width change. A prototype circuit built using TSMC 0.18 nm CMOS process exhibit a conversion sensitivity amounting to $726.9{\mu}s/pH$ over pH variation range of 2-12 and a linearity error less than ${\pm}0.05%$.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 1993.06a
• /
• pp.849-852
• /
• 1993

This paper proposes a novel chaos generator using the model of Josephson junction. Constructing an equivalent circuit of Josephson element by using an operational amplifier, we have made a chaos generator. The feature of this generator is to generate several kinds of oscillations as well as chaotic oscillations by only changing a DC bias current to the junction. In this paper, it is described in detail how to construct the circuit and what kind of oscillations is realized in the circuit. The experimental results of oscillation modes are compared with simulation results with a satisfactory agreement.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.7 no.4
• /
• pp.195-199
• /
• 2014

A bridge resistance deviation-to-period (BRD-to-P) converter is presented for interfacing resistive biosensors. It consists of a linear operational transconductance amplifier (OTA) and a current-controlled oscillator (CCO) formed by a current-tunable Schmitt trigger and an integrator. The free running period of the converter is 1.824 ms when the bridge offset resistance is $1k{\Omega}$. The conversion sensitivity of the converter amounts to $3.814ms/{\Omega}$ over the resistance deviation range of $0-1.2{\Omega}$. The linearity error of the conversion characteristic is less than ${\pm}0.004%$.