• Title/Summary/Keyword: MSPS

Search Result 52, Processing Time 0.028 seconds

Design of an 8-bit 230MSPS Analog Flat Panel Interface for TFT-LCD Driver (TFT-LCD 드라이버를 위한 8-bit 230MSPS Analog Flat Panel InterFACE의 설계)

  • Yun, Seong-Uk;Im, Hyeon-Sik;Song, Min-Gyu
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.2
    • /
    • pp.1-6
    • /
    • 2002
  • In this paper, an Analog Flat Panel interface(AFPI) which supports for UXGa(Ultar extended Graphics Array)-Compatible TFT LCD Driver is designed. The Proposed AFPI is composed of 8-b ADC, Automatic Gain Control(AGC), Low-Jitter PLL. In order to obtain a high speed and low power consumption, an efficient architecture of 8-bit ADC is proposed, whose FR(Folding Rate) is 8, NFB(Number of Folding Block) is 2, and IR (Interpolating Rate) is 16. We can get high SNDR by adopting distributed track and hold circuits. Also a programmable AGC which is possible to control gain and clamp, and a low-jitter PLL are proposed. The chip has been fabricated with 0.25${\mu}{\textrm}{m}$ 1-poly S-metal n-well CMOS technology. The effective chip area is 3.6mm $\times$ 3.2mm and it dissipates about 602㎽ at 2.5V power supply. The INL and DNL are within $\pm$ 1LSB. The measured SNDR is about 43㏈, when the input frequency is 10MHz at 200MHz clock frequency.

Design of a 1.2V 7-bit 800MSPS Folding-Interpolation A/D Converter with Offset Self-Calibration (Offset Self-Calibration 기법을 적용한 1.2V 7-bit 800MSPS Folding-Interpolation A/D 변환기의 설계)

  • Kim, Dae-Yun;Moon, Jun-Ho;Song, Min-Kyu
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.3
    • /
    • pp.18-27
    • /
    • 2010
  • In this paper, a 1.2V 7-bit 1GSPS A/D converter with offset self-calibration is proposed. The proposed A/D converter structure is based on the folding-interpolation whose folding rate is 2, interpolation rate is 8. Further, for the purpose of improving the chip performance, an offset self-calibration circuit is used. The offset self-calibration circuit reduce the variation of the offset-voltage,due to process mismatch, parasitic resistor, and parasitic capacitance. The chip has been fabricated with a 1.2V 65nm 1-poly 6-metal CMOS technology. The effective chip area is $0.87mm^2$ and the power dissipates about 110mW at 1.2V power supply. The measured SNDR is about 39.1dB when the input frequency is 250MHz at 800MHz sampling frequency. The measured SNDR is 3dB higher than the same circuit without any calibration.

Basic Architecture of Navigation Safety Module in S2 Service of Korean e-Navigation System

  • Yoo, Yun-Ja;Kim, Tae-Goun;Moon, Serng-Bae
    • Journal of Navigation and Port Research
    • /
    • v.42 no.5
    • /
    • pp.311-316
    • /
    • 2018
  • IMO introduced the concept of e-Navigation and proposed MSPs(Maritime Service Portfolios) concept to reduce marine accidents, to improve efficiency of ship operation, port operation, and ship operation technology. Korean e-Navigation defines S1 ~ S5 services, as the service concept focused on domestic e-Navigation service corresponding to IMO MSPs, and is constructing a system as an ongoing project. S2 service (onboard system remote monitoring service) among the concepts of Korean e-Navigation services, is a service concept that judges the emergency level according to risk if an abnormal condition occurs during navigation, and provides corresponding guidance to accident ships based on emergency level. The purpose of this paper is to provide a basic architecture proposal of Korean e-Navigation S2 service navigation safety module, based on the S2 service operation concept. To do this, we conducted a questionnaire survey to ask experts with experience with sailors, to respond to the subjective risk experienced by sailors considering effects of anomalies, including equipment failure relative to sailing and navigational safety. Risk level for each abnormal condition was classified. The basic algorithm design of the navigation safety module is composed of safety index (SI) calculation module based on results of questionnaire and expert opinions, safety level (SL) determination module according to safety index, and corresponding guidance generation module according to safety level. To conduct basic validation of basic architecture of the navigation safety module, simulation of the ship anomaly monitoring was performed, and results have been revealed.

Implementation of an Adaptive Equalizer for the Home Phone Lines (댁내 전화 선로의 적응형 등화기 구현)

  • 이성현;은창수;김홍석
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.11A
    • /
    • pp.1820-1826
    • /
    • 2001
  • In this paper, we present a modeling scheme for the already-installed two-wire home phone lines with arbitrary topologies and show that the inter-symbol interference due to the topology can be removed using an adaptive equalizer. The transmission characteristics of the arbitrary-configured two-wire home phone lines can be analyzed through the ABCD matrices. The simulation result shows that the impedance mismatch due to the branch lines renders nulls in the frequency response or delayed pulses in the impulse response. These nulls or delayed pulses cause inter-symbol interference that inhibits correct signal detection. An adaptive equalizer is shown to be effective in eliminating the interference. Also, the simulation result shows that the equalizer converges in 1.5 ms at a data rate of 1 Msps at signal-to-noise ratios greater than 15 dB. In addition, from the result of relation between E$\_$b//N$\_$and BER(Bit Error Rate), we can see that E$\_$b//N$\_$o/ more than 19 dB is required for the data communication with a BER less than 10$\^$-5/.

  • PDF

Allelic Diversity and Geographical Distribution of the Gene Encoding Plasmodium falciparum Merozoite Surface Protein-3 in Thailand

  • Sawaswong, Vorthon;Simpalipan, Phumin;Siripoon, Napaporn;Harnyuttanakorn, Pongchai;Pattaradilokrat, Sittiporn
    • Parasites, Hosts and Diseases
    • /
    • v.53 no.2
    • /
    • pp.177-187
    • /
    • 2015
  • Merozoite surface proteins (MSPs) of malaria parasites play critical roles during the erythrocyte invasion and so are potential candidates for malaria vaccine development. However, because MSPs are often under strong immune selection, they can exhibit extensive genetic diversity. The gene encoding the merozoite surface protein-3 (MSP-3) of Plasmodium falciparum displays 2 allelic types, K1 and 3D7. In Thailand, the allelic frequency of the P. falciparum msp-3 gene was evaluated in a single P. falciparum population in Tak at the Thailand and Myanmar border. However, no study has yet looked at the extent of genetic diversity of the msp-3 gene in P. falciparum populations in other localities. Here, we genotyped the msp-3 alleles of 63 P. falciparum samples collected from 5 geographical populations along the borders of Thailand with 3 neighboring countries (Myanmar, Laos, and Cambodia). Our study indicated that the K1 and 3D7 alleles co-existed, but at different proportions in different Thai P. falciparum populations. K1 was more prevalent in populations at the Thailand-Myanmar and Thailand-Cambodia borders, whilst 3D7 was more prevalent at the Thailand-Laos border. Global analysis of the msp-3 allele frequencies revealed that proportions of K1 and 3D7 alleles of msp-3 also varied in different continents, suggesting the divergence of malaria parasite populations. In conclusion, the variation in the msp-3 allelic patterns of P. falciparum in Thailand provides fundamental knowledge for inferring the P. falciparum population structure and for the best design of msp-3 based malaria vaccines.

Design of a 12-bit, 10-Msps SAR A/D Converter with different sampling time applied to the bit-switches within C-DAC (C-DAC 비트 스위치에 다른 샘플링 시간을 인가하는 12-bit, 10-Msps SAR A/D 변환기 설계)

  • Shim, Minsoo;Yoon, Kwangsub;Lee, Jonghwan
    • Journal of IKEEE
    • /
    • v.24 no.4
    • /
    • pp.1058-1063
    • /
    • 2020
  • This paper proposes a 12-bit SAR A/D(Successive Approximation Register Analog-to-Digital) converter that operates at low power for bio-signal and sensor signal processing. The conventional SAR A/D converter utilized the reduction of the dynamic current, which resulted in reducing total power consumption. In order to solve the limitation of the sampling time due to charging/discharging of the capacitor for reducing dynamic current, the different sampling time on the C-DAC bit switch operation was applied to reduce the dynamic current. In addition, lowering the supply voltage of the digital block to 0.6V led to 70% reduction of the total power consumption of the proposed ADC. The proposed SAR A/D was implemented with CMOS 65nm process 1-poly 6-metal, operates with a supply voltage of 1.2V. The simulation results demonstrate that ENOB, DNL/INL, power consumption and FoM are 10.4 bits, ±0.5LSB./±1.2LSB, 31.2uW and 2.8fJ/step, respectively.

Design of Transmitter in High-Speed Digital Modem for MRI (MRI용 고속 디지털 모뎀의 송신기 설계)

  • 양문환;염승기;김대진;정관진;최윤기;김용권;권영철
    • Proceedings of the IEEK Conference
    • /
    • 2000.06a
    • /
    • pp.73-76
    • /
    • 2000
  • In tendency of digitalization, we studied about the purpose of digital modem for MRI spectrometer and advantage of digital modem compared with analog one. We introduce requirements lot designing transmitter of high speed digital modem for MRl spectrometer We also introduce its top-level and mid-level architecture. The transmitter is composed of CPC-P interface block, DUC & DAC block, RF block, master clock generation block, MCU block. Especially, DUC and its control parts are studied in detail. DUC and DAC can operate up to 52MHz and 100Msps, respectively. However we uses 35MHz as master clock and this paper shows its validity through simulations.

  • PDF

Mixed-Domain Adaptive Blind Correction of High-Resolution Time-Interleaved ADCs

  • Seo, Munkyo;Nam, Eunsoo;Rodwell, Mark
    • ETRI Journal
    • /
    • v.36 no.6
    • /
    • pp.894-904
    • /
    • 2014
  • Blind mismatch correction of time-interleaved analog-to-digital converters (TI-ADC) is a challenging task. We present a practical blind calibration technique for low-computation, low-complexity, and high-resolution applications. Its key features are: dramatically reduced computation; simple hardware; guaranteed parameter convergence with an arbitrary number of TI-ADC channels and most real-life input signals, with no bandwidth limitation; multiple Nyquist zone operation; and mixed-domain error correction. The proposed technique is experimentally verified by an M = 4 400 MSPS TI-ADC system. In a single-tone test, the proposed practical blind calibration technique suppressed mismatch spurs by 70 dB to 90 dB below the signal tone across the first two Nyquist zones (10 MHz to 390 MHz). A wideband signal test also confirms the proposed technique.

MobPrice: Dynamic Data Pricing for Mobile Communication

  • Padhariya, Nilesh;Raichura, Kshama
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.2
    • /
    • pp.86-96
    • /
    • 2015
  • In mobile communication, mobile services [MSs] (e.g., phone calls, short/multimedia messages, and Internet data) incur a cost to both mobile users (MUs) and mobile service providers (MSPs). The proposed model MobPrice consists of dynamic data pricing schemes for mobile communication in order to achieve optimal usage of MSs at minimal prices. MobPrice inspires MUs to subscribe MSs with flexibility of data sharing and intra-peer exchanges, thereby reducing overall cost. The main contributions of MobPrice are three-fold. First, it proposes a novel k-level data-pricing (kDP) scheme for MSs. Second, it extends the kDP scheme with the notion of service-sharing-based pricing schemes to a collaborative peer-to-peer data-pricing (pDP) scheme and a cluster-based data-pricing (cDP) scheme to incorporate the notion of 'cluster' (made up of two or more MUs) in mobile communication. Third, our performance study shows that the proposed schemes are indeed effective in maximizing MS subscriptions and minimizing MS's price/user.

Developement of Ultrasonic Handy Scanner for Welding Inspection (초음파를 이용한 용접부 핸디 스캔 검사기 개발)

  • Kang, Dong-Myeong
    • Journal of the Korean Society of Safety
    • /
    • v.20 no.3 s.71
    • /
    • pp.14-18
    • /
    • 2005
  • The ultrasonic handy scanner to be developed in this research is a nondestructive inspection equipment with various facility. The ultrasonic inspection is the technique area which apply range is increasing greatly with IT. The purpose of this research is development of a ultrasonic handy scan inspection device with the utility in a work spot. The ultrasonic handy scanner to be developed with portability in this research is able to carry out the spot inspection. It can contribute to the quality improvement, cost reduction and safety design.