Browse > Article

Design of a 1.2V 7-bit 800MSPS Folding-Interpolation A/D Converter with Offset Self-Calibration  

Kim, Dae-Yun (Department of Semiconductor Science, Dongguk Univ-Seoul)
Moon, Jun-Ho (Department of Semiconductor Science, Dongguk Univ-Seoul)
Song, Min-Kyu (Department of Semiconductor Science, Dongguk Univ-Seoul)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.47, no.3, 2010 , pp. 18-27 More about this Journal
Abstract
In this paper, a 1.2V 7-bit 1GSPS A/D converter with offset self-calibration is proposed. The proposed A/D converter structure is based on the folding-interpolation whose folding rate is 2, interpolation rate is 8. Further, for the purpose of improving the chip performance, an offset self-calibration circuit is used. The offset self-calibration circuit reduce the variation of the offset-voltage，due to process mismatch, parasitic resistor, and parasitic capacitance. The chip has been fabricated with a 1.2V 65nm 1-poly 6-metal CMOS technology. The effective chip area is $0.87mm^2$ and the power dissipates about 110mW at 1.2V power supply. The measured SNDR is about 39.1dB when the input frequency is 250MHz at 800MHz sampling frequency. The measured SNDR is 3dB higher than the same circuit without any calibration.
Keywords
1GSPS; Folding; Interpolation; A/D converter; self-calibration;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Kiyoshi Makigawa, Koichi Ono, Takeshi Ohkawa, Kouji Matsuura and Masahiro Segami, "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme", VLSI Circuits, 2006. Digest of Techinical Papers. 2006 Symposium on, pp. 138-139, 2006.
2 R. Plassche and P. Baltus, "An 8-bit 100-MHz Full-Nyquist Analog-to-Digital Converter" IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1334-1344, DEC. 1988.   DOI   ScienceOn
3 Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, "A 10b 200MS/s Pipelined Folding ADC with Offset Calibration," 33rd European Solid State Circuits Conference, 2007. ESSCIRC, pp. 151-154, Sep. 2007.
4 Hui Pan and Asad A. Abidi, "Siganal folding in A/D Converters", IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 51, Issue 1, Jan 2004 Pags(s): 3-14   DOI   ScienceOn
5 Hamid Movahedian, Mehrdad Sharif Bakhtiar, "A New Offset Cancellation Technique for Folding ADC," IEEE International Symposium on Circuits and Systems, vol 1, pp 200-203, May. 2005.
6 Shyh-Chyi Wong, Kuo-Hua Pan, Dye-Jyun Ma, "A CMOS Mismatch Model and Scaling Effects," IEEE Electron device letters, vol. 18, no. 6, pp. 261-263, Jun. 1997.   DOI   ScienceOn
7 R. Grift. I. Rutten and M. Veen, "An 8-bit Video ADC Incorporating Folding and Interpolation Technique", IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 944-953, Dec. 1987.
8 Peter. Vorenkamp and R. Roovers "A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC", IEEE J. Solid-State Circuits, vol. 32, no. 12, 1876-1886, Dec. 1997.   DOI   ScienceOn
9 Robert C. Taft, Chris A. Menkus, Maria Rosaria Tursi, Ols Hidri, Valerie Pons, "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 39, no.12, pp. 2107-2115, Dec. 2004.   DOI