• Title/Summary/Keyword: Low-temperature bonding

Search Result 305, Processing Time 0.033 seconds

Effects of Hardeners on the Low-Temperature Snap Cure Behaviors of Epoxy Adhesives for Flip Chip Bonding (플립칩용 에폭시 접착제의 저온 속경화 거동에 미치는 경화제의 영향)

  • Choi, Won-Jung;Yoo, Se-Hoon;Lee, Hyo-Soo;Kim, Mok-Soon;Kim, Jun-Ki
    • Korean Journal of Materials Research
    • /
    • v.22 no.9
    • /
    • pp.454-458
    • /
    • 2012
  • Various adhesive materials are used in flip chip packaging for electrical interconnection and structural reinforcement. In cases of COF(chip on film) packages, low temperature bonding adhesive is currently needed for the utilization of low thermal resistance substrate films, such as PEN(polyethylene naphthalate) and PET(polyethylene terephthalate). In this study, the effects of anhydride and dihydrazide hardeners on the low-temperature snap cure behavior of epoxy based non-conductive pastes(NCPs) were investigated to reduce flip chip bonding temperature. Dynamic DSC(differential scanning calorimetry) and isothermal DEA(dielectric analysis) results showed that the curing rate of MHHPA(hexahydro-4-methylphthalic anhydride) at $160^{\circ}C$ was faster than that of ADH(adipic dihydrazide) when considering the onset and peak curing temperatures. In a die shear test performed after flip chip bonding, however, ADH-containing formulations indicated faster trends in reaching saturated bond strength values due to the post curing effect. More enhanced HAST(highly accelerated stress test) reliability could be achieved in an assembly having a higher initial bond strength and, thus, MHHPA is considered to be a more effective hardener than ADH for low temperature snap cure NCPs.

Bonding Strength Evaluation of Copper Bonding Using Copper Nitride Layer (구리 질화막을 이용한 구리 접합 구조의 접합강도 연구)

  • Seo, Hankyeol;Park, Haesung;Kim, Gahui;Park, Young-Bae;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.27 no.3
    • /
    • pp.55-60
    • /
    • 2020
  • The recent semiconductor packaging technology is evolving into a high-performance system-in-packaging (SIP) structure, and copper-to-copper bonding process becomes an important core technology to realize SIP. Copper-to-copper bonding process faces challenges such as copper oxidation and high temperature and high pressure process conditions. In this study, the bonding interface quality of low-temperature copper-to-copper bonding using a two-step plasma treatment was investigated through quantitative bonding strength measurements. Our two-step plasma treatment formed copper nitride layer on copper surface which enables low-temperature copper bonding. The bonding strength was evaluated by the four-point bending test method and the shear test method, and the average bonding shear strength was 30.40 MPa, showing that the copper-to-copper bonding process using a two-step plasma process had excellent bonding strength.

Effect of Ag Nanolayer in Low Temperature Cu/Ag-Ag/Cu Bonding (저온 Cu/Ag-Ag/Cu 본딩에서의 Ag 나노막 효과)

  • Kim, Yoonho;Park, Seungmin;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.28 no.2
    • /
    • pp.59-64
    • /
    • 2021
  • System-in-package (SIP) technology using heterogeneous integration is becoming the key of next-generation semiconductor packaging technology, and the development of low temperature Cu bonding is very important for high-performance and fine-pitch SIP interconnects. In this study the low temperature Cu bonding and the anti-oxidation effect of copper using porous Ag nanolayer were investigated. It has been found that Cu diffuses into Ag faster than Ag diffuses into Cu at the temperatures from 100℃ to 200℃, indicating that solid state diffusion bonding of copper is possible at low temperatures. Cu bonding using Ag nanolayer was carried out at 200℃, and the shear strength after bonding was measured to be 23.27 MPa.

Trends of Low-temperature Bonding Technologies using Gallium and Gallium Alloys (갈륨 및 갈륨 합금을 이용한 저온접합 기술 동향)

  • Hong, Teayeong;Shim, Horyul;Sohn, Yoonchul
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.29 no.2
    • /
    • pp.11-18
    • /
    • 2022
  • Recently, as flexible electronic device-related technologies have received worldwide attention, the development of wiring and bonding technologies using liquid metals is required in order to improve problems such as formability in the manufacturing process of flexible devices and performance and durability in the bending state. In response to these needs, various studies are being conducted to use gallium and gallium-based alloys (eutectic Ga-In and eutectic Ga-In-Sn, etc.) liquid metals, with low viscosity and excellent electrical conductivity without toxicity, as low-temperature bonding materials. In this paper, the latest research trends of low-temperature bonding technology using gallium and gallium-based alloys are summarized and introduced. These technologies are expected to become important base technologies for practical use in the fields of manufacturing flexible electronic devices and low-temperature bonding in microelectronic packages in the future.

Electrothermal Analysis for Super-Junction TMOSFET with Temperature Sensor

  • Lho, Young Hwan;Yang, Yil-Suk
    • ETRI Journal
    • /
    • v.37 no.5
    • /
    • pp.951-960
    • /
    • 2015
  • For a conventional power metal-oxide-semiconductor field-effect transistor (MOSFET), there is a trade-off between specific on-state resistance and breakdown voltage. To overcome this trade-off, a super-junction trench MOSFET (TMOSFET) structure is suggested; within this structure, the ability to sense the temperature distribution of the TMOSFET is very important since heat is generated in the junction area, thus affecting its reliability. Generally, there are two types of temperature-sensing structures-diode and resistive. In this paper, a diode-type temperature-sensing structure for a TMOSFET is designed for a brushless direct current motor with on-resistance of $96m{\Omega}{\cdot}mm^2$. The temperature distribution for an ultra-low on-resistance power MOSFET has been analyzed for various bonding schemes. The multi-bonding and stripe bonding cases show a maximum temperature that is lower than that for the single-bonding case. It is shown that the metal resistance at the source area is non-negligible and should therefore be considered depending on the application for current driving capability.

Study of a Low-Temperature Bonding Process for a Next-Generation Flexible Display Module Using Transverse Ultrasound (횡 초음파를 이용한 차세대 플렉시블 디스플레이 모듈 저온 접합 공정 연구)

  • Ji, Myeong-Gu;Song, Chun-Sam;Kim, Joo-Hyun;Kim, Jong-Hyeong
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.36 no.4
    • /
    • pp.395-403
    • /
    • 2012
  • This is direct bonding many of the metal bumps between FPCB and HPCB substrate. By using an ultrasonic horn mounted on an ultrasonic bonding machine, it is possible to bond gold pads onto the FPCB and HPCB at room temperature without an adhesive like ACA or NCA and high heat and solder. This ultrasonic bonding technology minimizes damage to the material. The process conditions evaluated for obtaining a greater bonding strength than 0.6 kgf, which is commercially required, were 40 kHz of frequency; 0.6MPa of bonding pressure; and 0.5, 1.0, 1.5, and 2.0 s of bonding time. The peel off test was performed for evaluating bonding strength, which was found to be more than 0.80 kgf.

Low Temperature Hermetic Packaging using Localized Beating (부분 가열을 이용한 저온 Hermetic 패키징)

  • 심영대;김영일;신규호;좌성훈;문창렬;김용준
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2002.10a
    • /
    • pp.1033-1036
    • /
    • 2002
  • Wafer bonding methods such as fusion and anodic bonding suffer from high temperature treatment, long processing time, and possible damage to the micro-scale sensor or actuators. In the localized bonding process, beating was conducted locally while the whole wafer is maintained at a relatively low temperature. But previous research of localized heating has some problems, such as non-uniform soldering due to non-uniform heating and micro crack formation on the glass capsule by thermal stress effect. To address this non-uniformity problem, a new heater configuration is being proposed. By keeping several points on the heater strip at calculated and constant potential, more uniform heating, hence more reliable wafer bonding could be achieved. The proposed scheme has been successfully demonstrated, and the result shows that it will be very useful in hermetic packaging. Less than 0.2 ㎫ contact Pressure were used for bonding with 150 ㎃ current input for 50${\mu}{\textrm}{m}$ width, 2${\mu}{\textrm}{m}$ height and 8mm $\times$ 8mm, 5mm$\times$5mm, 3mm $\times$ 3mm sized phosphorus-doped poly-silicon micro heater. The temperature can be raised at the bonding region to 80$0^{\circ}C$, and it was enough to achieve a strong and reliable bonding in 3minutes. The IR camera test results show improved uniformity in heat distribution compared with conventional micro heaters. For gross leak check, IPA (Isopropanol Alcohol) was used. Since IPA has better wetability than water, it can easily penetrate small openings, and is more suitable for gross leak check. The pass ratio of bonded dies was 70%, for conventional localized heating, and 85% for newly developed FP scheme. The bonding strength was more than 30㎫ for FP scheme packaging, which shows that FP scheme can be a good candidate for micro scale hermetic packaging.

  • PDF

Evaluation of 12nm Ti Layer for Low Temperature Cu-Cu Bonding (저온 Cu-Cu본딩을 위한 12nm 티타늄 박막 특성 분석)

  • Park, Seungmin;Kim, Yoonho;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.28 no.3
    • /
    • pp.9-15
    • /
    • 2021
  • Miniaturization of semiconductor devices has recently faced a physical limitation. To overcome this, 3D packaging in which semiconductor devices are vertically stacked has been actively developed. 3D packaging requires three unit processes of TSV, wafer grinding, and bonding, and among these, copper bonding is becoming very important for high performance and fine-pitch in 3D packaging. In this study, the effects of Ti nanolayer on the antioxidation of copper surface and low-temperature Cu bonding was investigated. The diffusion rate of Ti into Cu is faster than Cu into Ti in the temperature ranging from room temperature to 200℃, which shows that the titanium nanolayer can be effective for low-temperature copper bonding. The 12nm-thick titanium layer was uniformly deposited on the copper surface, and the surface roughness (Rq) was lowered from 4.1 nm to 3.2 nm. Cu bonding using Ti nanolayer was carried out at 200℃ for 1 hour, and then annealing at the same temperature and time. The average shear strength measured after bonding was 13.2 MPa.

FE-SEM Image Analysis of Junction Interface of Cu Direct Bonding for Semiconductor 3D Chip Stacking

  • Byun, Jaeduk;Hyun, June Won
    • Journal of Surface Science and Engineering
    • /
    • v.54 no.5
    • /
    • pp.207-212
    • /
    • 2021
  • The mechanical and electrical characteristics can be improved in 3D stacked IC technology which can accomplish the ultra-high integration by stacking more semiconductor chips within the limited package area through the Cu direct bonding method minimizing the performance degradation to the bonding surface to the inorganic compound or the oxide film etc. The surface was treated in a ultrasonic washer using a diamond abrasive to remove other component substances from the prepared cast plate substrate surface. FE-SEM was used to analyze the bonding characteristics of the bonded copper substrates, and the cross section of the bonded Cu conjugates at the sintering junction temperature of 100 ℃, 150 ℃, 200 ℃, 350 ℃ and the pressure of 2303 N/cm2 and 3087 N/cm2. At 2303 N/cm2, the good bonding of copper substrate was confirmed at 350 ℃, and at the increased pressure of 3087 N/cm2, the bonding condition of Cu was confirmed at low temperature junction temperature of 200 ℃. However, the recrystallization of Cu particles was observed due to increased pressure of 3087 N/cm2 and diffusion of Cu atoms at high temperature of 350 ℃, which can lead to degradation in semiconductor manufacturing.

Low Temperature Bonding of Copper with Interlayers Coated by Sputtering(Part 1) (스퍼터링 코팅층을 중간재로 사용한 동(Cu)의 저온 접합(제1보))

  • Kim, Dae-Hun
    • 연구논문집
    • /
    • s.24
    • /
    • pp.63-79
    • /
    • 1994
  • This article reports a experimental study of the method to achieve a bond joint at lower temperature in a short time. DC magnetron sputtering of Sn, Sn/Pb, Sn/In and Sn/Cu on copper substrate was provided as an interlayer for Cu to Cu bonding under the air environment. Various examination was conducted and investigated on the effect of experimental parameters such as coating materials, coating time(or coating thickness), bonding temperature and bonding time etc. Bonding was performed at the temperature of $210^\circC-320^\circC$ for 0sec and interfacial reaction between the coated layer and copper substrate was examined using optical, scanning electron microscope and x-ray diffractometer. From the obtained results, it was found that intermetallic compounds layer consisted of $\eta-phase(Cu_6Sn_5)$ and $\beta-phase(Cu_3Sn)$ was formed at the joint interface for almost all coating materials. But the dominant phase formed in the preetched Cu substrate coated with Sn was $\beta-phase$. A characteristic morphology looks like a reaction ring, which was believed as the strong interconnecting regions between two substrates, was found to be formed on the reaction surface of copper substrates. The morphologies and compositions of the intermetallics, which depends on the regions of the reaction surface, was appeared as greatly different. Based on above results, the new bonding process to make the joint at lower temperature for short time can be admitted as a feasible process.

  • PDF