• Title/Summary/Keyword: Lock-down

Search Result 33, Processing Time 0.026 seconds

Investigation of IR Survivability of Unmanned Combat Aerial Vehicle against Surface-to-Air Missiles (무인전투기의 지대공 미사일에 대한 IR 생존성 분석)

  • Lee, Ji-Hyun;Lee, Hyun-Jin;Myong, Rho-Shin;Choi, Seong-Man;Kim, Won-Cheol
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.45 no.12
    • /
    • pp.1084-1093
    • /
    • 2017
  • As the survivability of an aircraft in the battlefield becomes a critical issue, there is a growing need to improve the survivability of the aircraft. In this study, the survivability of an UCAV associated with plume IR signature was investigated. In order to analyze the survivability of the aircraft, the lock-on range and the lethal envelope, defined as the IR detection distance of the aircraft and the range of shooting down by the missile, respectively, were first introduced. Further, a method to calculate the lethal envelope for the scenario of surface-to-air missiles including the vertical plane was developed. The study confirmed that the red zone of an UCAV shows a substantial difference in the zone size as well as the characteristics in the upward and downward directions.

Design of a High Speed CMOS PLL with a Two-stage Self-feedback Ring Oscillator (자체귀환형 2단 고리발진기를 이용한 고속 CMOS PLL 설계)

  • 문연국;윤광섭
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.353-356
    • /
    • 1999
  • A 3.3V PLL(Phase Locked loop) is designed for a high frequency, low voltage, and low power applications. This paper proposes a new PLL architecture to improve voltage to frequency linearity of VCO(Voltage controlled oscillator) with new delay cell. The proposed VCO operates at a wide frequency range of 30MHz~1㎓ with a good linearity. The DC-DC voltage up/down converter is utilized to regulate the control voltage of the two-stage VCO. The designed PLL architecture is implemented on a 0.6${\mu}{\textrm}{m}$ n-well CMOS process. The simulation results show a locking time of 2.6$\mu$sec at 1Hz, Lock in range of 100MHz~1㎓, and a power dissipation of 112㎽.

  • PDF

Analysis of Driving Performance for the Passenger Car Equipped with an Electronically Controlled Automatic Transaxle (전자제어식 자동변속기 장착 승용차의 구동성능 해석)

  • Kim, S.I.;Lim, W.S.
    • Journal of Power System Engineering
    • /
    • v.6 no.2
    • /
    • pp.73-81
    • /
    • 2002
  • In this study, electronically controlled automatic transmission adopted on a subcompact model in the market was modelled, and the driving performances of the transmission were simulated with the models. Kinetic and dynamic models of working components are established. The driving simulation program is developed with those models, and the various driving conditions are analyzed. With the results, the dynamic behaviour of the engine and the automatic transmission is easily understood. Especially, the transient performances of torque converter and clutches are deeply analyzed. Skipping the vehicle road test by using this analyzing tool, we can expect the cost down and the reduction of the development period of automatic transmission.

  • PDF

The Shape Optimization of a Torque Converter Lock-up Clutch Using the B-Spline and Finite Element Mesh Smoothing (B-Spline 및 유한요소 유연화법 활용 자동차 록업클러치의 형상최적화)

  • Hyun, Seok-Jeong;Kim, Cheol;Son, Jong-Ho;Shim, Se-Hyun;Jang, Jae-Duk;Joo, In-Sik
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.12 no.3
    • /
    • pp.101-108
    • /
    • 2004
  • A FEM-based efficient method is developed for the shape optimization of 2-D structures. The combined SLP and Simplex method are coupled with finite element analysis. Selected set of master nodes on the design boundaries are employed as design variables and assigned to move towards their normal directions. The other nodes along the design boundaries are grouped into the master node. By interpolating the repositioned master nodes, the B-spline curves are formed so that the rest mid-nodes efficiently settle down on the B-spline curves. Mesh smoothing scheme is also applied for the nodes on the design boundary to maintain most finite elements in good quality. Finally, a numerical implementation of optimum design of an automobile torque converter piston subjected to pressure and centrifugal loads is presented. The results shows additional weight up to 13% may be saved after the shape optimization.

A Fast-Locking Fractional-N PLL with Multiple Charge Pumps and Capacitance Scaling Scheme (Capacitance Scaling 구조와 여러 개의 전하 펌프를 이용한 고속의 ${\Sigma}{\Delta}$ Fractional-N PLL)

  • Kwon, Tae-Ha
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.10 s.352
    • /
    • pp.90-96
    • /
    • 2006
  • A novel ${\Sigma}{\Delta}$ fractional-N PLL architecture for fast locking and fractional spur suppressing is proposed based on the capacitance scaling scheme. It changes the effective capacitance of loop filter (LF) by increasing and decreasing current to the capacitor via different paths with multiple charge pumps. The effective capacitance of loop filter (LF) can be scaled up/down depending on operating status while keeping LF capacitors small enough to be integrated into a single PLL chip. Fractional spurs suppressing have been achieved by reducing the magnitude of charge pump current when the PLL is in-lock without degrading fast locking characteristic. It has been simulated by HSPICE in a CMOS $0.35{\mu}m$ process, and shows flat locking time is less than $8{\mu}s$ with the small size of LF capacitors, 200pF and 17pF, and $2.8k{\Omega}$ resistor.

A study on the bottom oxide scaling for dielectric in stacked capacitor using L/L vacuum system (L/L 진공시스템을 이용한 적층캐패시터의 하층산화막 박막화에 대한 연구)

  • 정양희;김명규
    • Electrical & Electronic Materials
    • /
    • v.9 no.5
    • /
    • pp.476-482
    • /
    • 1996
  • The multi-dielectric layer SiO$_{2}$/Si$_{3}$N$_{4}$/SiO$_{2}$(ONO) is used to improve electrical capacitance and to scale down the memory device. In this paper, improvement of the capacitance by reducing the bottom oxide thickness in the nitride deposition with load lock(L/L) vacuum system is studied. Bottom oxide thickness under the nitride layer is measured by ellipsometer both in L/L and non-L/L systems. Both results are in the range of 3-10.angs. and 10-15.angs., respectively, independent of the nitride and top oxide thickness. Effective thickness and cell capacitance for SONOS capacitor are in the range of 50-52.angs. and 35-37fF respectively in the case of nitride 70.angs. in L/L vacuum system. Compared with non-L/L system, the bottom oxide thickness in the case of L/L system decreases while cell capacitance increases about 4 fF. The results obtained in this study are also applicable to ONO scaling in the thin bottom oxide region of memory stacked capacitor.

  • PDF

South Korea's Shipbuilding Industry: From a Couple of Cathedrals in the Desert to an Innovative Cluster

  • Hassink, Robert;Shin, Dong-Ho
    • Journal of Technology Innovation
    • /
    • v.13 no.2
    • /
    • pp.133-155
    • /
    • 2005
  • After the publication of the competitive advantage of nations by Porter in 1990, the competitiveness of regional concentrations of industries has been often explained by the cluster concept. There are many definitions of clusters, but they mainly boil down to a geographically proximate group of interconnected companies and associated institutions in a particular field, linked by commonalities and complementarities. The shipbuilding industry in Korea can for sure be regarded as a competitive industry, as the spectacular rise of its world market share from 2% in the early 1970s to the current 38% impressively testifies, but can it be considered a cluster? Based on an analytical framework consisting of a typology of clusters and a context-sensitive evolutionary approach, the paper will show that over the last thirty years Korea's shipbuilding developed from a mere number of isolated, large shipyards (cathedrals in the desert) established by large conglomerates (chaebol) in close collaboration with the central government into an innovative cluster. The cluster is on the one hand characterised by a strongly developed supply industry and specialised universities and research institutes, but on the other hand by a weak, yet increasing role for local and regional institutions The specific and context-dependent characteristics of this innovative cluster are more important explanations for its competitiveness than the financial interventions by the central government, which are repeatedly put forward by European policy-makers in their trade war with Korea.

  • PDF

The Process Analysis and Application Methods for PLC Code Programming (PLC 코드 작성을 위한 공정 분석 및 적용 방법)

  • Koo, Lock-Jo;Yeo, Sung-Joo;Lee, Kang-Gu;Hong, Sang-Hyun;Park, Chang-Mok;Park, Sang-Chul;Wang, Gi-Nam
    • IE interfaces
    • /
    • v.21 no.3
    • /
    • pp.294-301
    • /
    • 2008
  • Agile and flexible manufacturing systems make it mandatory that a control program should have features such as agility, flexibility, and reusability in order to run manufacturing unit smoothly. PLCs are the most frequently used control program in manufacturing systems. PLC programs are mostly programmed by subcontraction, which makes correction of code very difficult. As a result, it may cause delay during down time and ramp up time which leads to big loss of revenue and goodwill. To prevent delay during the times, this paper proposes systematic process analysis and application method for programmable logic controller like LLD (Ladder Logic Diagram). The proposed method uses modified human-error investing techniques for documentation and transforming technique to program LLD from the documentation. Furthermore, this paper demonstrates an example of piston mechanism to explain the proposed method.

Development of a Mobile Tower-yarder with Tractor (I) - Design and Manufacture - (트랙터부착형 타워집재기 개발(I) - 설계 및 제작-)

  • Park, Sang-Jun;Kim, Bo-Kyun
    • Journal of Korean Society of Forest Science
    • /
    • v.97 no.1
    • /
    • pp.61-70
    • /
    • 2008
  • This study was conducted to develop a mobile tower-yarder with tractor for agriculture and forestry that is the efficient yarder in steep terrains, thinning operation and small scale logging operation. It was designed and manufactured that the power source of tower-yarder is equiped three hydraulic pump connected to PTO of tractor, and three hydraulic pump is used to operate the four motor for drum, the cylinder for clutch of interlocker, the cylinder for tower expanding and the out-rigger cylinder. It was to adopt the running skyline system and the inter-lock function, and to equip the double capstan drum, the storage drum and the clutch for interlock in the development of tower-yarder. It was to develop the tower-yarder which the winch torque of double-capstan drum, the traction force of double-capstan drum, the number of rotation of double-capstan drum and the line speed is $191kg{\cdot}m$, 1,910 kgf, 220.5 rpm and 138.5 m/min, respectively. And it was known that the optimum flange diameter of the main and haulback storage drum is about 360 mm and about 460 mm in order to storage the main line length of 250m and the haulback line length of 450 m. The carriage was made to adopt the running skyline system and to equip the lock function in order to the convenience of chocking and the fall down preventing of tree. It was provided to develop the wire remote controller for the inter-lock function, the convenience of control and the efficiency of yarding. In development process, this tower-yarder was attached the 3-point linkage hitch equipment and the tire wheel for the traction and moving of tower-yarder. Also, it was equipped that the out-rigger and the guy line in order to raise the safety and efficiency of yarding of tower-yarder.

Burst Mode AGC Loop and Preamble Detector for VDL Mode-2 (VDL Mode-2 를 위한 버스트 모드 AGC 루프 및 프리엠블 검출기)

  • Gim, Jong-Man;Eun, Chang-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.7C
    • /
    • pp.706-714
    • /
    • 2009
  • In this paper, we proposed a burst mode AGC loop and preamble detector applicable for VDL(VHF Digital Link) mode-2 using D8PSK modulation scheme and the performance analysis of proposed schemes is described. Generally the AGC scheme can be divided into two types, continuos and burst mode AGC. The continuos mode is performed well only with an analog feedback AGC loop. But the analog feedback AGC loop is not suitable for burst mode since its gain lock time is more than preamble duration, which causes the preamble detector misses preamble. Hence a fast digital AGC loop is required for burst mode. Also the AGC loop has to be designed with full gain during idle time to detect bursts although the signal level is very low. If the time to acquire gain lock is slow, the preamble detector fail to detect burst due to saturation of a lot of preamble samples. The receiver performance might be down even if the burst was detected because the preamble is used to estimate several parameters need to demodulation at receiver. In this paper we analysed relationships between the AGC loop and preamble detector. we present an AGC loop and preamble detector in burst mode.