• 한국식품영양학회지
• /
• 제34권1호
• /
• pp.26-35
• /
• 2021

Myrosinases (thioglucosidases) catalyze the hydrolysis of a class of compounds called glucosinolates, of which the aglycones show various biological functions. It is often necessary to minimize the loss of myrosinase activity during thermal processing of cruciferous vegetables. Myrosinase was isolated from a popular spice, white mustard (Sinapis alba), and its thermal inactivation kinetics was investigated. The enzyme was extracted from white mustard seeds and purified by a sequential processes of ammonium sulfate fractionation, Concanavalin A-Sepharose column chromatography, and gel permeation chromatography. At least three isozymes were revealed by Concanavalin A-Sepharose column chromatography. The purity of the major myrosinase was examined by native polyacrylamide gel electrophoresis and on-gel activity staining with methyl red. The molecular weight of the major enzyme was estimated to be 171 kDa. When the consecutive step model was used for the thermal inactivation of the major myrosinase, its inactivation energy was 44.388 kJ/mol for the early stage of destruction and 32.019 kJ/mol for the late stage of destruction. When the distinct two enzymes model was used, the inactivation energy was 77.772 kJ/mol for the labile enzyme and 95.145 kJ/mol for the stable enzyme. The thermal inactivation energies lie within energy range causing nutrient destruction on heating.

• 한국식생활문화학회지
• /
• 제15권4호
• /
• pp.269-277
• /
• 2000

A survey was conducted to examine the knowledge and acceptance of food irradiation in order to provide baseline data required in the development of food irradiation education programs for college students. 150 students majoring in food and nutrition or food technology in the Chungnam National University were chosen for a survey. The results are as follows. First, college students' knowledge about food irradiation is scanty. Knowledge assessment showed that 56% of the participants had previously heard of food irradiation. 68% of the respondents thought that radioactivity remains in food after irradiation and 25.3% of them were not sure whether radioactivity remains in food after irradiation or not. Only half of the respondents thought that nutrient loss due to irradiation is equal to or lower than that due to cooking or freezing. Second, approximately 56% of the respondents showed that food irradiation is somewhat or strongly needed for meat or fish; whereas, over 60% of them showed that food irradiation is not needed for grain, vegetable and fruit. Almost 40% of the respondents were seriously concerned about irradiation of vegetables and fruits; whereas, they showed less concern about spice irradiation. More than half of the respondents were not willing to use irradiated food in all the six food groups. Third, the correlation analysis showed that the need of food irradiation is negatively correlated with concerning about the irradiated fish and fruits, but positively correlated with willingness to use irradiated food in all the five food groups, except in spices. Concern about the irradiated food is negatively correlated with willingness to use irradiated food from all the six food groups. Fourth, almost all the respondents (over 90%) agreed that the irradiated food labeling is required as well as the development of proper methods to identify irradiated foods.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 학술대회지
• /
• pp.717-722
• /
• 2004

A design was done, and all characteristic of photodetectr of the web pattern type which a standard process of the Bipolar which Si PIN structure was used in this paper, and was used for the current amplifier design was used, and high-speed, was used as receiving optcal area of high altitude, and the module which had a low dark current characteristic was implemented with one chip with a base. Important area decreases an area of Ie at the time of this in order to consider an electrical characteristic and economy than the existing receiving IC, and performance of a product and confidence are got done in incense. First of all, the receiving IC which a spec, pattern of a wafer to he satisfied with the following electrical optical characteristic that produced receiving IC of 5V and structure are determined, and did one-chip is made. On the other hand, the time when AR layer of double is $Si_{3}N_{4}/SiO_{2}=1500/1800$ has an optical reflectivity of less than $10{\%}$ on an incidence optical wavelength of 660 ,and, in case of photo detector which reverse voltage made with 1.8V runs in 1.65V, an error about a change of thickness is very the thickness that can be improved surely. And, as for the optical current characteristic, about 5 times increases had the optical current with 274nA in 55nA when Pc was -27dBm. A BJT process is used, and receiving IC running electricity suitable for low voltage and an optical characteristic in minimum 1.8V with a base with two phases is made with one chip. IC of low voltage operates in 1.8V and 3.0V at the same time, and optical link receiving IC is going to be implemented

• 전자공학회논문지D
• /
• 제35D권10호
• /
• pp.22-28
• /
• 1998

플라스틱 패키지 재료가 본딩와이어의 혼신에 미치는 영향을 모멘트법 (Method of Moments)을 이용하여 주파수 영역에서 해석하고, fast Fourier transform을 적용하여 시간 영역에서의 전송 및 혼신 펄스 응답을 구하였다. 해석결과, 본딩와이어가 플라스틱 패키지 내부에 있을 때, 전송 특성은 유전효과로 인하여 개선되나 혼신은 증대된 방사효과로 인하여 크게 증가하며, 이러한 혼신 증가는 시간영역에서의 혼신 펄스 왜곡 현상을 현저하게 함을 관찰하였다. 한편, 정적 해석 방법을 이용한 플라스틱 패키지에 묻힌 본딩와이어의 해석 결과로부터, 모멘트법 결과와는 달리 방사효과에 의하여 증대되는 혼신현상을 계산하지 못하므로 본딩와이어 초고속 펄스 혼신 예측에는 적합하지 않음을 확인하였다. 또한, 본딩와이어 구조를 변화시키면서 혼신 펄스 응답을 살펴 본 결과, 방사효과에 의한 혼신의 우세함으로 인하여 본딩와이어간의 단순한 사이 간격 증가는 혼신감소에 효과적이지 않음을 관찰하였다. 본 해석 결과는 고속 디지털 IC 및 초고주파 소자의 플라스틱 패키지 설계시 유용하게 사용될 수 있으리라 기대된다.

• 한국전자통신학회논문지
• /
• 제12권2호
• /
• pp.273-280
• /
• 2017

트랜지트터의 대용량 집적 기술이 발전함에 따라 다수의 CPU를 하나의 칩에 구현하게 되었으며, 시스템의 요구사항을 맞추기 위하여 클럭 주파수는 점점 더 빨라지고 있다. 그러나 클럭 주파수를 증가시키는 것은 클럭 동기화 같은 시스템의 오동작을 일으키는 문제들을 유발시킬 수 있으므로 디지털 칩 설계 시에 불안정 상태 문제를 피하는 것이 아주 중요하다. 본 논문에서는 80nm CMOS 공정으로 설계된 D-FF을 사용하여 온도, 전원, 전달 게이트의 크기에 따라 Hspice의 이분법을 사용하여 불안정상태 구간을 측정한다. 모의 실험 결과에서 불안정상태 구간은 온도와 전원 전압의 증가에 따라 조금 증가하였지만, 전달 게이트의 면적에 대해서는에 포물선 모양으로 비례하고 있으며, 전달 게이트의 P 형과 N 형 트랜지스터의 비율이 4:2 일 때 불안정상태 구간이 최소가 되는 것을 확인하였다.

• 한국산업융합학회 논문집
• /
• 제21권6호
• /
• pp.265-271
• /
• 2018

DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.

• 전자공학회논문지SC
• /
• 제37권2호
• /
• pp.43-49
• /
• 2000

본 논문에서는 저전압 저전력 시스템에 응용 가능한 CMOS 4상한 아날로그 멀티플라이어를 제안하였다. 제안된 멀티플라이어는 저전압에서 동작이 용이하며 아날로그 회로를 설계하는데 자주 이용되는 LV(Low-Voltage) 상보형 트랜지스터 방식의 특성을 이용하였다. LV 상보형 구조는 등가 문턱전압을 감소시킴으로서 회로의 동작전압을 감소시킬 수 있는 특징이 있다. 설계된 회로의 특성은 2V 공급전압하에서 0.6㎛ CMOS 공정파라미터를 갖는 HSPICE 시뮬레이션을 통하여 측정되었다. 이때 ±0.5V까지의 입력선형 범위내에서 선형성에 대한 오차는 1%미만이었다. 또한 -3㏈ 점에서의 대역폭은 290㎒, 그리고 전력소모는 373㎼값을 나타내었다.

• 대한전자공학회논문지SD
• /
• 제41권7호
• /
• pp.63-70
• /
• 2004

본 논문에서는 PC 의 스토리지 인터페이스로 사용되는 병렬 ATA를 대체하게 될 새로운 표준인 직렬 ATA 의 링크 층과 물리 층을 설계하였다. 링크층에서는 CRC 생성 및 오류 감지, 스크램블링 회로, 8b/10b 복호화/부호화 회로 및 프리미티브 생성/검파 회로로 구성되었다. 물리 층은 직렬화/병렬화 회로와 전원 초기 인가시의 리셋 발생회로, OOB 신호 발생/검파 회로, 데이터로부터 클록을 복원하는 회로, 스？치 회로 및 임피이던스 조정 회로와 콤마 발생/감지 회로로 설계하였나. 또한 불리 층과 링크층의 동작을 확인하기 위한 테스트 제어 블록과 BIST(Built In Self Test) 블록을 설계하였다. UMC 사의 0.18㎛ 표준 CMOS 공정을 이용하여, 칩으로 제작 후 특성을 검증하였다. 링크 층에서 요구하는 모든 기능 및 특성은 사양을 만족하였고, 물리 층의 출력 전압 및 드라이버 출력 지터, OOB 신호등의 특성도 만족하였다. 데이터 전송 율은 1.5Gbps 속도의 사양목표치에 비해서, 실제 측정된 데이터 전송 속도는 1.28Gbps로 측정되었다. 회로 시뮬레이션에 의한 확인 결과, 레이아웃에서의 배선에 대한 기생 성분의 영향에 의한 것으로 분석되었다.

• 한국산학기술학회논문지
• /
• 제15권3호
• /
• pp.1700-1706
• /
• 2014

본 논문에서는 휴대기기용 LED 백라이트를 위한 감압형 DC-DC 변환기를 제안한다. 제안하는 변환기는 4 MHz의 높은 주파수에서 동작하며, 이것은 파워 스테이지와 컨트롤 블록의 수동소자의 면적 감소효과를 가진다. 파워스테이지는 인덕터와 출력 커패시터, 파워트랜지스터, 피드백 저항으로 이루어지며, 컨트롤 블록은 펄스폭 변조기, 오차증폭기, 오실레이터 등으로 이루어진다. 회로는 $0.35{\mu}m$ 1-poly 4-metal BCD 공정을 사용하여 설계 검증 및 레이아웃 하였다. SPICE 모의 실험 결과 시비율이 0.4 이고, 입력전압이 3.7 V 일 때, 1.8 V의 출력 전압을 가지며, 출력전류는 100 mA를 가진다. 제안하는 회로는 기존의 25~50 mA보다 큰 출력을 나타내어 고휘도의 LED 센서 구동이 가능할 것으로 보이며, 4 MHz의 스위칭 주파수를 사용하여, 변환기의 실장 면적이 종래에 비하여 30 % 정도의 감소가능할 것으로 보인다.

• 산업경영시스템학회지
• /
• 제40권4호
• /
• pp.10-20
• /
• 2017

The proportion of software in the automotive industry is steadily increasing due to the rapid technological development of automobile E/E parts. Because the automotive E/E technology is now on the basis of intelligent automobile and advanced safety automobile technology. The purpose of this study is to investigate the effect of organizational capability (organizational resource capability and management capability), process capability (process capability, customer Requirement management capability), performance dimension (motivation, participation level). In this study, we conducted questionnaires and statistical analysis on engineers (members of the Korea Advanced Automotive Technology Association) who perform research and development activities in the R&D organization of the automotive E/E part in South Korea. ANOVA is applied for the verification of the difference in performance measured by organizational capability, process maturity, and motivation participation level according to company characteristics (level of processing : supply chain configuration, annual sales, total SW development ratio). According to the results of this study, in order to improve the performance of ASPICE or ISO 26262-related consulting project, a different consulting approach strategy considering the characteristics of organization and personnel is needed. In summary, the analysis results for the three main treatment levels are as follows. The difference in organizational capacity, process capability and performance was found to be statistically significant according to supply chain configuration and annual sales, but it was found that the difference of response according to the proportion of total SW was not significant.