• Title/Summary/Keyword: Is-Spice

Search Result 478, Processing Time 0.027 seconds

Thermal Inactivation of Myrosinase from White Mustard Seeds

  • Ko, Young Hwan;Lee, Ran
    • The Korean Journal of Food And Nutrition
    • /
    • v.34 no.1
    • /
    • pp.26-35
    • /
    • 2021
  • Myrosinases (thioglucosidases) catalyze the hydrolysis of a class of compounds called glucosinolates, of which the aglycones show various biological functions. It is often necessary to minimize the loss of myrosinase activity during thermal processing of cruciferous vegetables. Myrosinase was isolated from a popular spice, white mustard (Sinapis alba), and its thermal inactivation kinetics was investigated. The enzyme was extracted from white mustard seeds and purified by a sequential processes of ammonium sulfate fractionation, Concanavalin A-Sepharose column chromatography, and gel permeation chromatography. At least three isozymes were revealed by Concanavalin A-Sepharose column chromatography. The purity of the major myrosinase was examined by native polyacrylamide gel electrophoresis and on-gel activity staining with methyl red. The molecular weight of the major enzyme was estimated to be 171 kDa. When the consecutive step model was used for the thermal inactivation of the major myrosinase, its inactivation energy was 44.388 kJ/mol for the early stage of destruction and 32.019 kJ/mol for the late stage of destruction. When the distinct two enzymes model was used, the inactivation energy was 77.772 kJ/mol for the labile enzyme and 95.145 kJ/mol for the stable enzyme. The thermal inactivation energies lie within energy range causing nutrient destruction on heating.

Food Majoring College Students' Knowledge and Acceptance of Irradiated Food (식품전공 대학생들의 방사선 조사식품에 대한 인지도 및 수용성)

  • Nam, Hye-Seon;Kim, Kyeung-Eun;Yang, Jae-Seung;Ly, Sun-Yung
    • Journal of the Korean Society of Food Culture
    • /
    • v.15 no.4
    • /
    • pp.269-277
    • /
    • 2000
  • A survey was conducted to examine the knowledge and acceptance of food irradiation in order to provide baseline data required in the development of food irradiation education programs for college students. 150 students majoring in food and nutrition or food technology in the Chungnam National University were chosen for a survey. The results are as follows. First, college students' knowledge about food irradiation is scanty. Knowledge assessment showed that 56% of the participants had previously heard of food irradiation. 68% of the respondents thought that radioactivity remains in food after irradiation and 25.3% of them were not sure whether radioactivity remains in food after irradiation or not. Only half of the respondents thought that nutrient loss due to irradiation is equal to or lower than that due to cooking or freezing. Second, approximately 56% of the respondents showed that food irradiation is somewhat or strongly needed for meat or fish; whereas, over 60% of them showed that food irradiation is not needed for grain, vegetable and fruit. Almost 40% of the respondents were seriously concerned about irradiation of vegetables and fruits; whereas, they showed less concern about spice irradiation. More than half of the respondents were not willing to use irradiated food in all the six food groups. Third, the correlation analysis showed that the need of food irradiation is negatively correlated with concerning about the irradiated fish and fruits, but positively correlated with willingness to use irradiated food in all the five food groups, except in spices. Concern about the irradiated food is negatively correlated with willingness to use irradiated food from all the six food groups. Fourth, almost all the respondents (over 90%) agreed that the irradiated food labeling is required as well as the development of proper methods to identify irradiated foods.

  • PDF

Design and Implementation of Optical Receiving Bipolar ICs for Optical Links

  • Nam Sang Yep;Ohm Woo Young;Lee Won Seok;Yi Sang Yeou1
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.717-722
    • /
    • 2004
  • A design was done, and all characteristic of photodetectr of the web pattern type which a standard process of the Bipolar which Si PIN structure was used in this paper, and was used for the current amplifier design was used, and high-speed, was used as receiving optcal area of high altitude, and the module which had a low dark current characteristic was implemented with one chip with a base. Important area decreases an area of Ie at the time of this in order to consider an electrical characteristic and economy than the existing receiving IC, and performance of a product and confidence are got done in incense. First of all, the receiving IC which a spec, pattern of a wafer to he satisfied with the following electrical optical characteristic that produced receiving IC of 5V and structure are determined, and did one-chip is made. On the other hand, the time when AR layer of double is $Si_{3}N_{4}/SiO_{2}=1500/1800$ has an optical reflectivity of less than $10{\%}$ on an incidence optical wavelength of 660 ,and, in case of photo detector which reverse voltage made with 1.8V runs in 1.65V, an error about a change of thickness is very the thickness that can be improved surely. And, as for the optical current characteristic, about 5 times increases had the optical current with 274nA in 55nA when Pc was -27dBm. A BJT process is used, and receiving IC running electricity suitable for low voltage and an optical characteristic in minimum 1.8V with a base with two phases is made with one chip. IC of low voltage operates in 1.8V and 3.0V at the same time, and optical link receiving IC is going to be implemented

  • PDF

Wideband Crosstalk Analysis of Coupled Bondwires for High-Speed Plastic Packaging (초고속 플라스틱 패키지를 위한 본딩와이어의 광대역 혼신 해석)

  • 윤상기;이해영
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.10
    • /
    • pp.22-28
    • /
    • 1998
  • Signal transmission and crosstalk of coupled bondwires buried in plastic packages are analyzed using the Method of Moments and the Fourier Transform algorithm. It is also shown that the quasi-static crosstalk model of SPICE is inappropriate for designing the high-speed plastic packages. Plastic packaging material, increasing the self and mutual capacitances, is found to be helpful for the signal transmission integrity due to the dielectric compensation effect. However, it is also observed that the plastic material increases the crosstalk due to the radiation-enhanced mutual coupling effect. By investigating the geometrical and material dependence of the pulse transmission and crosstalk, it is found that the radiation-enhanced coupling effect is significant for most of typical bondwire geometries and plastic package materials. These calculation results can be effectively used for designing plastic packages of high-speed digital IC's and monolithic RFIC's.

  • PDF

Metastability Window Measurement of CMOS D-FF Using Bisection (이분법을 이용한 CMOS D-FF의 불안정상태 구간 측정)

  • Kim, Kang-Chul;Chong, Jiang
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.12 no.2
    • /
    • pp.273-280
    • /
    • 2017
  • As massive integration technology of transistors has been developing, multi-core circuit is fabricated on a silicon chip and a clock frequency is getting faster to meet the system requirement. But increasing the clock frequency can induce some problems to violate the operation of system such as clock synchronization, so it is very import to avoid metastability events to design digital chips. In this paper, metastability windows are measured by bisection method in H-spice depending on temperature, supply voltage, and the size of transmission gate with D-FF designed with 180nm CMOS process. The simulation results show that the metastability window(: MW) is slightly increasing to temperature and supply voltage, but is quadratic to the area of a transmission gate, and the best area ration of P and Ntransitor in transmission gate is P/N=4/2 to get the least MW.

Implementation and Measurement of Protection Circuits for Step-down DC-DC Converter Using 0.18um CMOS Process (0.18um CMOS 공정을 이용한 강압형 DC-DC 컨버터 보호회로 구현 및 측정)

  • Song, Won-Ju;Song, Han-Jung
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.21 no.6
    • /
    • pp.265-271
    • /
    • 2018
  • DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.

Design of A CMOS Composite Cell Analog Multiplier (CMOS 상보형 구조를 이용한 아날로그 멀티플라이어 설계)

  • Lee, Geun-Ho;Choe, Hyeon-Seung;Kim, Dong-Yong
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.37 no.2
    • /
    • pp.43-49
    • /
    • 2000
  • In this paper, the CMOS four-quadrant analog multipliers for low-voltage low-power applications ate presented. The circuit approach is based on the characteristic of the LV(Low-Voltage) composite transistor which is one of the useful analog building blocks. SPICE simulations are carried out to examine the performances of the designed multipliers. Simulation results are obtained by 0.6${\mu}{\textrm}{m}$ CMOS parameters with 2V power supply. The LV composite transistor can easily be extended to perform a four-quadrant multiplication. The multiplier has a linear input range up to $\pm$0.5V with a linearity error of less than 1%. The measured -3㏈ bandwidth is 290MHz and the power dissipation is 373㎼. The proposed multiplier is expected to be suitable for analog signal processing applications such as portable communication equipment, radio receivers, and hand-held movie cameras.

  • PDF

Implementation of 1.5Gbps Serial ATA (1.5Gbps 직렬 에이티에이 전송 칩 구현)

  • 박상봉;허정화;신영호;홍성혁;박노경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.63-70
    • /
    • 2004
  • This paper describes the link layer and physical layer of the Serial ATA which is the next generation for parallel ATA specification that defines data transfer between PC and peripheral storage devices. The link layer consists of CRC generation/error detection, 8b/10b decoding/encoding, primitive generation/detection block. For the physical layer, it includes CDR(Cock Data Recovery), transmission PLL, serializer/de-serializer. It also includes generation and receipt of OOB(Out-Of-Band) signal, impedance calibration, squelch circuit and comma detection/generation. Additionally, this chip includes TCB(Test Control Block) and BIST(Built-In Selt Test) block to ease debugging and verification. It is fabricated with 0.18${\mu}{\textrm}{m}$ standard CMOS cell library. All the function of the link layer operate properly. For the physical layer, all the blocks operate properly but the data transfer is limited to the 1.28Gbps. This is doe to the affection or parasitic elements and is verified with SPICE simulation.

Design of a DC-DC Step-Down Converter for LED Backlight of Mobile Devices (휴대기기용 LED 백라이트를 위한 감압형 DC-DC 변환기 설계)

  • Son, Hyun-Sik;Lee, Min-Ji;Park, Won-Kyoung;Song, Han-Jung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.3
    • /
    • pp.1700-1706
    • /
    • 2014
  • In this paper, a step down converter for LED backlight of mobile application has been proposed. The converter which is operated with 4 MHz high switching frequency is capable of reducing mounting area of passive devices consists of a power stage and a control block. Circuit elements of the power stage are inductor, output capacitor, MOS transistors and feedback resistors. The control block consists of pulse width modulator, error amplifier and oscillator etc. Proposed step down converter has been designed and verified using a $0.35{\mu}m$ 1-poly 4-metal BCD process technology. Simulation results show that the output voltage is 1.8 V in 3.7 V input voltage, output current 100 mA which is larger than 25 ~ 50 mA in conventional 500 KHz driven converter when the duty ratio is 0.4.

Influence of Supply Chain Configuration and Annual Sales on Performance in the Development of Automotive E/E Parts (자동차 전장부품 개발에서 공급사슬형상, 기업 매출 특성이 성과에 미치는 영향)

  • Song, Min;Hwang, Seung-June;Park, Geun-Wan;Baik, Jae-Won
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.40 no.4
    • /
    • pp.10-20
    • /
    • 2017
  • The proportion of software in the automotive industry is steadily increasing due to the rapid technological development of automobile E/E parts. Because the automotive E/E technology is now on the basis of intelligent automobile and advanced safety automobile technology. The purpose of this study is to investigate the effect of organizational capability (organizational resource capability and management capability), process capability (process capability, customer Requirement management capability), performance dimension (motivation, participation level). In this study, we conducted questionnaires and statistical analysis on engineers (members of the Korea Advanced Automotive Technology Association) who perform research and development activities in the R&D organization of the automotive E/E part in South Korea. ANOVA is applied for the verification of the difference in performance measured by organizational capability, process maturity, and motivation participation level according to company characteristics (level of processing : supply chain configuration, annual sales, total SW development ratio). According to the results of this study, in order to improve the performance of ASPICE or ISO 26262-related consulting project, a different consulting approach strategy considering the characteristics of organization and personnel is needed. In summary, the analysis results for the three main treatment levels are as follows. The difference in organizational capacity, process capability and performance was found to be statistically significant according to supply chain configuration and annual sales, but it was found that the difference of response according to the proportion of total SW was not significant.