• Journal of Electrical Engineering and Technology
• /
• 제12권5호
• /
• pp.1934-1944
• /
• 2017

As a key component of high-voltage power conversion system for electric vehicles (EVs), bidirectional DC/DC (Bi-DC/DC) is required to have high efficiency and light weight. Conventional design methods optimize the Bi-DC/DC at the maximum power dissipation point (MPDP). For EVs application, the work condition of the Bi-DC/DC is not strict as the MPDP, where the design method using MPDP may not be optimal during travel of EVs. This paper optimizes the Bi-DC/DC converter targeting efficiency and weight based on the driving cycle. By analyzing the two-phase interleaved Bi-DC/DC for hybrid energy storage systems (HESS) of EVs, its power dissipation is calculated, and an efficiency model is derived. On this basis, weight models of capacitor, inductor and heat sink are built, as well as a dynamic temperature model of heat sink. Based on these models, a method using New European Driving Cycle (NEDC) for optimal design of Bi-DC/DC which simultaneously considered efficiency and weight is proposed. The simulation result shows that compare with conventional optimization methods revealed that the optimization approach based on driving cycle allowed significant weight reduction while meeting the efficiency requirements.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권2호
• /
• pp.189-197
• /
• 2014

This work proposes a 12b 100 MS/s $0.11{\mu}m$ CMOS three-step hybrid pipeline ADC for high-speed communication and mobile display systems requiring high resolution, low power, and small size. The first stage based on time-interleaved dual-channel SAR ADCs properly handles the Nyquist-rate input without a dedicated SHA. An input sampling clock for each SAR ADC is synchronized to a reference clock to minimize a sampling-time mismatch between the channels. Only one residue amplifier is employed and shared in the proposed ADC for the first-stage SAR ADCs as well as the MDAC of back-end pipeline stages. The shared amplifier, in particular, reduces performance degradation caused by offset and gain mismatches between two channels of the SAR ADCs. Two separate reference voltages relieve a reference disturbance due to the different operating frequencies of the front-end SAR ADCs and the back-end pipeline stages. The prototype ADC in a $0.11{\mu}m$ CMOS shows the measured DNL and INL within 0.38 LSB and 1.21 LSB, respectively. The ADC occupies an active die area of $1.34mm^2$ and consumes 25.3 mW with a maximum SNDR and SFDR of 60.2 dB and 69.5 dB, respectively, at 1.1 V and 100 MS/s.

• Journal of Power Electronics
• /
• 제10권1호
• /
• pp.9-13
• /
• 2010

This paper proposes an input-series-output-parallel connected ZVS full bridge converter with interleaved control for photovoltaic power conditioning systems (PV PCS). The input-series connection enables a fully modular power-system architecture, where low voltage and standard power modules can be connected in any combination at the input and/or at the output, to realize any given specifications. Further, the input-series connection enables the use of low-voltage MOSFETs that are optimized for a very low RDSON, thus, resulting in lower conduction losses. The system costs decrease due to the reduced current, and the volumes of the output filters due to the interleaving technique. A topology for a photovoltaic (PV) dc/dc converter that can dramatically reduce the power rating and increase the efficiency of a PV system by analyzing the PV module characteristics is proposed. The control scheme, consisting of an output voltage loop, a current loop and input voltage balancing loops, is proposed to achieve input voltage sharing and output current sharing. The total PV system is implemented for a 10-kW PV power conditioning system (PCS). This system has a dc/dc converter with a 3.6-kW power rating. It is only one-third of the total PV PCS power. A 3.6-kW prototype PV dc/dc converter is introduced to experimentally verify the proposed topology. In addition, experimental results show that the proposed topology exhibits good performance.

• 전력전자학회논문지
• /
• 제22권4호
• /
• pp.360-368
• /
• 2017

This paper proposes the 80-kW high-efficiency bidirectional hybrid SiC boost/buck converter using droop control for DC nano-grid. The proposed converter consists of four 20-kW modules to achieve fault tolerance, ease of thermal management, and reduced component stress. Each module is constructed as a cascaded structure of the two basic bi-directional converters, namely, interleaved boost and buck converters. A six-pack hybrid SiC intelligent power module (IPM) suitable for the proposed cascaded structure is adopted for high-efficiency and compactness. The proposed converter with hybrid switching method reduces the switching loss by minimizing switching of insulated gate bipolar transistor (IGBT). Each module control achieves smooth transfer from buck to boost operation and vice versa, since current controller switchover is not necessary. Furthermore, the proposed parallel control using DC droop with secondary control, enhances the current sharing accuracy while well regulating the DC bus voltage. A 20-kW prototype of the proposed converter has been developed and verified with experiments and indicates a 99.3% maximum efficiency and 98.8% rated efficiency.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 Proceedings ICPE 01 2001 International Conference on Power Electronics
• /
• pp.193-197
• /
• 2001

This paper presents a novel circuit topology of the double two-switch forward type high frequency transformer linked soft-switching PWM DC-DC power converter with tapped inductor filters that can operate under a condition of the low peak voltage stress across the power semiconductor devices and lowered peak current stress through the transformer for some high power applications. This circuit topology of an interleaved two-switch forward soft-switching power converter is proposed in the order to minimize an idle circulating current due to the tapped inductor filter without of any additional active auxiliary resonant-assisted snubber circuits, such as active resonant DC link snubbers and AC link snubbers, active resonant commutation leg link snubbers. The unique advantages of this power converter are less power circuit components and power semiconductor devices, constant frequency PWM scheme, cost effective configuration and wider soft-switching PWM operation range under PWM power regulations load variations. The practical effectiveness of the proposed soft-switching converter circuit topology is tested by simulations and is proved by experimental results received from the 500W-100kHz breadboard setup.

• 전기학회논문지
• /
• 제65권12호
• /
• pp.2000-2007
• /
• 2016

Generally, in order to implement the CRM(Critical Conduction Mode), the analog controller is used rather than a digital controller because the control is simple and uses less power. However, according to the semiconductor technology development and various user needs, digital control system based on a DSP is on the rise. Therefore, in this paper, the CRM bridgeless PFC converter based on a digital control is proposed. It is necessary to detect the inductor current when it reaches zero and peak value, for calculating the on time and off time by using the current information. However, in this paper, the on-time and off-time are calculated by using the proposed algorithm without any current information. If the switching-times are calculated through the steady-state analysis of the converter, they do not reflect transient status such as starting-up. Therefore, the calculated frequency is out of range, and the transient current is generated. In order to solve these problems, limitation method of the on-time and off-time is used, and the limitation values are varied according to the voltage reference. In addition, in steady state, depending on the switching frequency, the inductance is varied because of the resonance between the inductor and the parasitic capacitance of the switching elements. In order to solve the problem, inductance are measured depending on the switching frequency. The measured inductance are used to calculate the switching time for preventing the transient current. Simulation and experimental results are presented to verify the proposed method.

• 전기학회논문지
• /
• 제66권2호
• /
• pp.328-338
• /
• 2017

In this paper, a zero torque control scheme adopting current sharing function (CSF) used in integrated Switched Reluctance Motor (SRM) drive with DC battery charger is proposed. The proposed control scheme is able to achieve the keeping position (KP), zero torque (ZT) and power factor correction (PFC) at the same time with a simple novel current sharing function algorithm. The proposed CSF makes the proper reference for each phase windings of SRM to satisfy the total charging current of the battery with zero torque output to hold still position with power factor correction, and the copper loss minimization during of battery charging is also achieved during this process. Based on these, CSFs can be used without any recalculation of the optimal current at every sampling time. In this proposed integrated battery charger system, the cost effective, volume and weight reduction and power enlargement is realized by function multiplexing of the motor winding and asymmetric SR converter. By using the phase winding as large inductors for charging process, and taking the asymmetric SR converter as an interleaved converter with boost mode operation, the EV can be charged effectively and successfully with minimum integral system. In this integral system, there is a position sliding mode controller used to overcome any uncertainty such as mutual inductance or DC offset current sensor. Power factor correction and voltage adaption are obtained with three-phase buck type converter (or current source rectifier) that is cascaded with conventional SRM, one for wide input and output voltage range. The practicability is validated by the simulation and experimental results by using a laboratory 3-hp SRM setup based on TI TMS320F28335 platform.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2011년도 전력전자학술대회
• /
• pp.429-430
• /
• 2011

This paper presents a simple and cost-effective stand-alone rapid battery charging system of 30kW for electric vehicles. The proposed system mainly consists of active front-end rectifier of neutral point clamped 3-level type and non-isolated bi-directional dc-dc converter of multi-phase interleaved half-bridge topology with coupled inductors. The charging system is designed to operate for both lithium-polymer and lithium-ion batteries. The complete charging sequence is made up of three sub-interval operating modes; pre-charging mode, constant-current mode, and constant-voltage mode. The pre-charging mode employs the staircase shaped current profile to accomplish shorter charging time while maintaining the reliable operation of the battery. The proposed system is able to reach the full-charge state within less than 16min for the battery capacity of 8kWh by supplying the charging current of 67A. The optimal discharging algorithm for Vehicle to the Grid (V2G) operation has been adopted to maintain the discharging current of 1C. Owing to the simple and compact power conversion scheme, the proposed solution has superior module-friendly mechanical structure which is absolutely required to realize flexible power expansion capability in a very high-current rapid charging system.

• Journal of Electrical Engineering and Technology
• /
• 제11권3호
• /
• pp.629-638
• /
• 2016

This paper proposes a State-of-Charge (SOC) balancing control of Battery Power Modules (BPMs) for a modularized battery for Electric Vehicles (EVs) without additional balancing circuits. The BPMs are substituted with the single converter in EVs located between the battery and the inverter. The BPM is composed of a two-phase interleaved boost converter with battery modules. The discharge current of each battery module can be controlled individually by using the BPM to achieve a balanced state as well as increased utilization of the battery capacity. Also, an SOC balancing method is proposed to reduce the equalization time, which satisfies the regulation of a constant DC-link voltage and a demand of the output power. The proposed system and the SOC balancing method are verified through simulation and experiment.

• 전력전자학회논문지
• /
• 제18권1호
• /
• pp.26-36
• /
• 2013

This paper presents a simple and cost-effective stand-alone rapid battery charging system of 30kW for electric vehicles. The proposed system mainly consists of active front-end rectifier of neutral point clamped 3-level type and non-isolated bi-directional dc-dc converter of multi-phase interleaved half-bridge topology. The charging system is designed to operate for both lithium-polymer and lithium-ion batteries. The complete charging sequence is made up of three sub-interval operating modes; pre-charge mode, constant-current mode, and constant-voltage mode. The pre-charge mode employs the stair-case shaped current profile to accomplish shorter charging time while maintaining the reliable operation of the battery. The proposed system is specified to reach the full-charge state within less than 16min for the battery capacity of 8kWh by supplying the charging current of 78A. Owing to the simple and compact power conversion scheme, the proposed solution has superior module-friendly mechanical structure which is absolutely required to realize flexible power expansion capability in a very high-current rapid charging system.