A 12b 100 MS/s Three-Step Hybrid Pipeline ADC Based on Time-Interleaved SAR ADCs |
Park, Jun-Sang
(Department of Electronic Engineering, Sogang University)
An, Tai-Ji (Department of Electronic Engineering, Sogang University) Cho, Suk-Hee (Department of Electronic Engineering, Sogang University) Kim, Yong-Min (Department of Electronic Engineering, Sogang University) Ahn, Gil-Cho (Department of Electronic Engineering, Sogang University) Roh, Ji-Hyun (Samsung Thales Co., Ltd.) Lee, Mun-Kyo (Samsung Thales Co., Ltd.) Nah, Sun-Phil (Agency for Defense Development) Lee, Seung-Hoon (Department of Electronic Engineering, Sogang University) |
1 |
B. W. Koo, et al, "A single amplifier-based 12-bit 100MS/s 1V 19mW |
2 | C. Jack, B. Lane, and H. S. Lee, "A zero-crossing based 12b 100MS/s pipeline ADC with decision boundary gap estimation calibration," in Symp. VLSI Circuits Dig. Tech. Papers, June 2010, pp. 237-238. |
3 | J. Treichler and Q. Huang, "A 11.1-bit ENOB 50-MS/s pipelined A/D converter in 130-nm CMOS without S/H front end," in Proc. Eur. Solid-State Circuits Conf., Sept. 2010, pp. 374-377. |
4 |
Y. J. Kim, et al, "A 0.31pJ/conversion-step 12-bit 100MS/s |
5 | T. Ito, et al, "55-mW 1.2-V 12-bit 100-MSps pipelined ADCs for wireless receivers," in Proc. Eur. Solid-State Circuits Conf., Sept. 2006, pp. 540-543. |
6 | C. Grace, P. Hurst, and S. Lewis, "A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1038-1046, May 2005. DOI |
7 | P. Huang, et al., "SHA-less pipeline ADC converting 10th Nyquist band in-situ clock-skew calibration," in Proc. CICC, Sept. 2010, pp. 1-4. |
8 | H. C. Choi, et al, "A 1.2-V 12-b 120-MS/s SHA-free dual-channel Nyquist ADC based on midcode calibration," IEEE Trans. on Circuits and Systems I, vol. 56, no. 5, pp. 894-901, May 2009. DOI ScienceOn |
9 | B. G. Lee and R. Tsang, "A 10-bit 50 MS/s pipeline ADC with capacitor-sharing and variable-gm opamp," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2009. DOI |
10 |
Y. D. Jeon, et al., "A 4.7mW |
11 | J. Li, et al., "A 1.8-V 22-mW 10-bit 30-MS/s subsampling pipeline CMOS ADC," in Proc. CICC, Sept. 2006, pp. 513-516. |
12 |
D. H. Hwang, et al, "A Range-Scaled 13b 100MS/s |
13 | W. Liu, P. Huang, and Y. Chiu, "A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration," IEEE J. Solid-State Circuits, vol. 46, no. 11, pp. 2661-2672, Nov. 2011. DOI |
14 |
W. Liu, P. Huang, and Y. Chiu, "A 12b 22.5/45MS/s 3.0mW |
15 | C. Lee and M. Flynn, "A SAR-assisted two-stage pipeline ADC," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 859-869, Apr. 2011. DOI |
16 | H. W. Chen, et al., "A 3mW 12b 10MS/s sub-range SAR ADC," in Proc. Asian Solid-State Circuits conf., Nov. 2009, pp. 153-156. |
17 |
S. Limotyrakis, et al, "A 150MS/s 8b 71mW time-interleaved ADC in |
18 |
J. Kang and M. Flynn, "A 12b 11MS/s successive approximation ADC with two comparators in |
19 | K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b, 20-MHz, 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1200-1206, Dec. 1993. DOI |
20 |
H. J. Kim, et al, "Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 |
21 | M. Shinagawa, Y. Akazawa and T. Wakimoto, "Jitter analysis of high-speed sampling systems," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 220-224, Feb. 1990. DOI |
![]() |