• 대한전자공학회논문지TC
• /
• 제41권4호
• /
• pp.51-58
• /
• 2004

본 논문에서는 발룬(Balun) 임피던스 트랜스포머(transformer)를 이용한 새로운 구조의 도허티 증폭기를 설계하였다. 도허티 증폭기의 보조 증폭기는 부하변조를 위해 낮은 출력 영역에서 동작이 되지 않도록 설계되며, 일반적으로 보조 증폭기가 동작하지 않는 경우 증폭기의 출력 임피던스는 개방이 된다고 가정한다. 그러나 실제로 구현된 보조 증폭기의 출력 일피던스는 출력단 정합회로의 임피던스 변환 효과에 의해 개방이 아닌 낮은 임피던스 값을 갖게 된다. 본 논문에서는 상기와 같은 보조 증폭기의 특성을 이용하여 새로운 방식의 푸쉬풀 구조 도허티 증폭기를 설계하였다. 제작된 도허티 증폭기는 2개 반송파의 WCDMA 입력 신호에 대하여 출력전력 40㏈m에서 5㎒ 오프셋 주파수 인접채널 누설전력 비율 －37.3㏈c와 23.7%의 효율 특성을 나타내었다.

• Journal of Magnetics
• /
• 제18권4호
• /
• pp.428-431
• /
• 2013

We demonstrate that a partial loading of $Ni_{0.5}Zn_{0.5}Fe_2O_4$ (Ni-Zn ferrite) film remarkably improves impedance matching of electrically small $Ba_3Co_2Fe_{24}O_{41}$ ($Co_2Z$) hexaferrite antenna. A 3 ${\mu}m$ thick Ni-Zn ferrite film was deposited on a silicon wafer by the electrophoresis deposition process and post-annealed at $400^{\circ}C$. The fabricated Ni-Zn ferrite film has saturation magnetization of $268emu/cm^3$ and coercivity of 89 Oe. A partial loading of the Ni-Zn ferrite film on the $Co_2Z$ hexaferrite helical antenna increases antenna return loss to 24.7 dB from 9.0 dB of the $Co_2Z$ antenna. Experimental results show that impedance matching and maximum input power transmission to the antenna without additional matching elements can be realized, while keeping almost the same size as the $Co_2Z$ antenna size.

• 반도체디스플레이기술학회지
• /
• 제17권2호
• /
• pp.16-19
• /
• 2018

The development speed of semiconductor and display device manufacturing technology is growing faster than the development speed of process equipment. So, there is a growing need for process diagnostic technology that can measure process conditions in real time and directly. In this study, a plasma diagnosis was carried out using impedance variation due to the plasma discharge. Variation of the measurement impedance appears as a voltage change at the reference impedance, and the plasma density is calculated using this. The above experiment was conducted by integrating the plasma diagnosis system and the linear atmospheric pressure DBD plasma source. It was confirmed that plasma density varies depending on various parameters (gas flow rate, $Ar/O_2$ mixture ratio, Input power).

• Journal of Power Electronics
• /
• 제9권3호
• /
• pp.418-429
• /
• 2009

In this paper an optimal damped input filter is designed based on a Genetic Algorithm (GA) for an electrolytic capacitor-less AC-AC converter. Sufficient passive damping and minimum losses in passive damping elements, minimization of the filter output impedance at the filter cut-off frequency, minimization of the DC-link voltage and input current fluctuations, and minimization of the filter costs are the main objectives in the multi-objective optimization of the input filter. The proposed filter has been validated experimentally using an induction motor drive system employing an electrolytic capacitor-less AC-AC converter.

• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 2004년도 춘계학술대회 논문집
• /
• pp.492-496
• /
• 2004

When using a conventional power factor correction circuit, a comparatively huge capacitor is used to boost-up output voltage. It has a large amount of harmonic distortion in the input current waveform. To improve the input current waveform of diode rectifiers, we propose a new operating principle for the power factor correction circuit. Due to the fact that the proposed circuit uses smaller ones and a smaller reactor, the output voltage increases and obtains higher input current waveforms. These are suitable for the harmonics guidelines. The proposed circuit is able to obtain higher power factor and efficiency. Also, it has reduced switching loss and held over-shooting by using an inverter of eliminated dead-time HPWM that has non-linear impedance circuits to make up diodes, capacitance and a reactor. We compared the conventional PWM inverter and proposed HPWM inverters and found that a high input power factor of 97[%] and an efficiency of 98[%] were also obtained.

• 전기의세계
• /
• 제18권5호
• /
• pp.12-19
• /
• 1969

The sensitivity of transistorized d.c. amplifiers is mainly limited by drift at operating point caused by ambient temperature changes. A chopper-type transistorized amplifier is necessary to obtain a high sensitivity without recourse to drift compensation which requires the adjustment of several balancing controls. A chopper-stabilized system consisting of an electro-mechanical chopper for input and output and a high-gain a.c. amplifier is designed and analyzed. The gain of the a.c. amplifier, expressed as the ratio of voltages, is larger than 80db in the band of 50C/S - 100KC/S. The complete system gives an open-loop gain of 68db at direct current. The offset voltage is 20.mu.V referred in input and the voltage drift at the input is less than 10.mu.V/hr at 25.deg.C. This type of amplifier would be useful for the high-gain transistorized d.c. amplifier for analog computers. Also, due to the high input impedance, it is suitable for amplification of signals from wide range of source impedances.

• BioChip Journal
• /
• 제12권4호
• /
• pp.332-339
• /
• 2018

The future neuro-prosthetic devices would be required spikes data monitoring through sub-nanoscale transistors that enables to neuroscientists and clinicals for scalable, wireless and implantable applications. This research investigates the spikes monitoring through integrated CNT front-end amplifier for neuro-prosthetic diagnosis. The proposed carbon nanotube-based architecture consists of front-end amplifier (FEA), integrate fire neuron and pseudo resistor technique that observed high electrical performance through neural activity. A pseudo resistor technique ensures large input impedance for integrated FEA by compensating the input leakage current. While carbon nanotube based FEA provides low-voltage operation with directly impacts on the power consumption and also give detector size that demonstrates fidelity of the neural signals. The observed neural activity shows amplitude of spiking in terms of action potential up to $80{\mu}V$ while local field potentials up to 40 mV by using proposed architecture. This fully integrated architecture is implemented in Analog cadence virtuoso using design kit of CNT process. The fabricated chip consumes less power consumption of $2{\mu}W$ under the supply voltage of 0.7 V. The experimental and simulated results of the integrated FEA achieves $60G{\Omega}$ of input impedance and input referred noise of $8.5nv/{\sqrt{Hz}}$ over the wide bandwidth. Moreover, measured gain of the amplifier achieves 75 dB midband from range of 1 KHz to 35 KHz. The proposed research provides refreshing neural recording data through nanotube integrated circuit and which could be beneficial for the next generation neuroscientists.

• 한국전자파학회논문지
• /
• 제29권5호
• /
• pp.383-388
• /
• 2018

본 논문은 CMOS 공정을 이용하여 1.8 GHz 대역에서 임의의 부하 임피던스를 스위치 제어를 통해 가변 하는 6-포트 기반의 임피던스 변조기에 관한 연구이다. 1.8 GHz 대역 임피던스 변조기는 전력 분배기(Wilkinson power divider), $90^{\circ}$ 하이브리드 결합기(quadrature hybrid coupler), 그리고 각각의 서로 다른 부하 임피던스 선택을 위한 SP3T 스위치들로 구성하였다. 제안된 임피던스 변조기는 1.4~2.2 GHz에서 -13 dB 삽입손실과 10 dB 이상의 입/출력 반사손실 결과를 얻었다. 또한, 3.3 V의 안정적인 전원공급을 위한 LDO(Low Drop Output) 레귤레이터와 디지털 회로 제어가 간편하도록 SPI(Serial Peripheral Interface)를 집적화했으며, 칩 크기는 패드를 포함하여 $1.7{\times}1.8mm^2$이다.

• 한국광학회:학술대회논문집
• /
• 한국광학회 2007년도 하계학술발표회 논문집
• /
• pp.147-148
• /
• 2007

• 한국정보통신학회논문지
• /
• 제8권8호
• /
• pp.1705-1712
• /
• 2004

본 논문에서는 5.25GHz 저잡음 증폭기(LNA)에 대해 전압이득, 잡음지수 및 입력 임피던스를 측정할 수 있는 새로운 형태의 저가 고주파 BIST(Built-In Self-Test, 자체내부검사)회로 설계 및 검사 기술을 제안한다. 이러한 BIST 회로는 0.18$\mu\textrm{m}$ SiGe 공정으로 제작되어 있다. 이러한 접근방법은 입력 임피던스 정합과 출력 전압 측정원리를 이용한다. 본 논문에서 제안하는 방법은 측정이 간단하고 비용이 저렴하다는 장점이 있다. BIST 회로가 차지하는 면적은 LNA가 차지하는 전체면적의 약 18%에 불과하다.