• Journal of the Semiconductor & Display Technology
• /
• v.16 no.2
• /
• pp.66-69
• /
• 2017

In this paper, solution based Indium Zinc Oxide thin film transistors (IZO TFTs) were fabricated with PVP gate dielectric. To enhance the electrical properties, UV-O3 treatment is proposed on solution based IZO TFTs. The gate leakage current and interface trap density is compatible with conventional ZnO-based TFT with inorganic gate insulator. Especially, the UV-treated device shows improved electrical characteristics compared to the untreated device. These results can be explained by X-ray photoelectron spectroscopy (XPS) analysis, which shows that the oxygen vacancy of UV-O3 treatment is higher than that of no treatment.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.28 no.5
• /
• pp.291-294
• /
• 2015

Recently, ZnO based oxide TFTs used in the flexible and transparent display devices are widely studied. To apply to OLED display switching devices, electrical performance and stability are important issues. In this study, to improve these electrical properties, we fabricated TFTs having Al doped Zinc Oxide (AZO) layer inserted between the gate insulator and ZnO layer. The AZO and ZnO layers are deposited by Atomic layer deposition (ALD) method. I-V transfer characteristics and stability of the suggested devices are investigated under the positive gate bias condition while the channel defects are also analyzed by the photoluminescence spectrum. The TFTs with AZO layer show lower threshold voltage ($V_{th}$) and superior sub-threshold slop. In the case of $V_{th}$ shift after positive gate bias stress, the stability is also better than that of ZnO channel TFTs. This improvement is thought to be caused by the reduced defect density in AZO/ZnO stack devices, which can be confirmed by the photoluminescence spectrum analysis results where the defect related deep level emission of AZO is lower than that of ZnO layer.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.180-180
• /
• 2010

Thin film transistors (TFTs) based on oxide semiconductors have emerged as a promising technology, particularly for active-matrix TFT-based backplanes. Currently, an amorphous oxide semiconductor, such as InGaZnO, has been adopted as the channel layer due to its higher electron mobility. However, accurate and repeatable control of this complex material in mass production is not easy. Therefore, simpler polycrystalline materials, such as ZnO and $SnO_2$, remain possible candidates as the channel layer. Inparticular, ZnO-based TFTs have attracted considerable attention, because of their superior properties that include wide bandgap (3.37eV), transparency, and high field effect mobility when compared with conventional amorphous silicon and polycrystalline silicon TFTs. There are some technical challenges to overcome to achieve manufacturability of ZnO-based TFTs. One of the problems, the stability of ZnO-based TFTs, is as yet unsolved since ZnO-based TFTs usually contain defects in the ZnO channel layer and deep level defects in the channel/dielectric interface that cause problems in device operation. The quality of the interface between the channel and dielectric plays a crucial role in transistor performance, and several insulators have been reported that reduce the number of defects in the channel and the interfacial charge trap defects. Additionally, ZnO TFTs using a high quality interface fabricated by a two step atomic layer deposition (ALD) process showed improvement in device performance In this study, we report the fabrication of high performance ZnO TFTs with a $Si_3N_4$ gate insulator treated using plasma. The interface treatment using electron cyclotron resonance (ECR) $O_2$ plasma improves the interface quality by lowering the interface trap density. This process can be easily adapted for industrial applications because the device structure and fabrication process in this paper are compatible with those of a-Si TFTs.

• Journal of the Korean Vacuum Society
• /
• v.16 no.5
• /
• pp.359-365
• /
• 2007

In this paper we present a bottom-gate type of zinc oxide (ZnO) and Gallium (Ga) doped zinc oxide (GZO) based thin film transistors (TFTs) through applying a radio frequency (RF) magnetron sputtering method at room temperature. The gate leakage current can be reduced up to several ph by applying $SiO_2$ thermally grown instead of using new gate oxide materials. The root mean square (RMS) values of the ZnO and GZO film surface were measured as 1.07 nm and 1.65 nm, respectively. Also, the transmittances of the ZnO and GZO film were more than 80% and 75%, respectively, and they were changed as their film thickness. The ZnO and GZO film had a wurtzite structure that was arranged well as a (002) orientation. The ZnO TFT had a threshold voltage of 2.5 V, a field effect mobility of $0.027\;cm^2/(V{\cdot}s)$, a on/off ratio of $10^4$, a gate voltage swing of 17 V/decade and it operated in a enhancement mode. In case of the GZO TFT, it operated in a depletion mode with a threshold voltage of -3.4 V, a field effect mobility of $0.023\;cm^2/(V{\cdot}s)$, a on/off ratio of $2{\times}10^4$ and a gate voltage swing of 3.3 V/decade. We successfully demonstrated that the TFTs with the enhancement and depletion mode type can be fabricated by using pure ZnO and 1wt% Ga-doped ZnO.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.927-930
• /
• 2009

We studied the solution processes of IGZO thin films and investigated the electrical characteristics of thin film transistor (TFT) with sol-gel processed InGaZn-oxide active semiconductor layer. In particular, the effect of composition variation and post annealing temperature were studied by using solutions having various metal cation ratios to optimize transistor performance.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2015.08a
• /
• pp.208.1-208.1
• /
• 2015

최근, 차세대 투명 디스플레이 구동소자로서 산화물 반도체를 이용한 Transparent Amorphous Oxide Semiconductor (TAOS) 기술이 큰 주목을 받고 있다. 산화물 반도체는 기존의 a-Si에 비해 우수한 전기적인 특성과 낮은 구동전압 그리고 넓은 밴드 갭으로 인한 투명성의 장점들이 있다. 그리고 낮은 공정 온도에서도 제작이 가능하기 때문에 유리나 플라스틱과 같은 다양한 기판에서도 박막 증착이 가능하다. 하지만 기존의 furnace를 이용한 열처리 방식은 낮은 온도에서 우수한 전기적인 특성을 내기 어려우며, 공정 시간이 길어지는 단점들이 있다. 따라서 본 연구에서는 산화물 반도체중 In-Ga-Zn-O (IGZO)와 In-Sn-O(ITO)를 각각 채널 층과 게이트 전극으로 이용하였다. 또한 마이크로웨이브 열처리 기술을 이용하여 기존의 열처리 방식에 비해 에너지 전달 효율이 높고 짧은 시간동안 저온 공정이 가능하며 우수한 전기적인 특성을 가지는 투명 박막 트랜지스터를 구현 하였다. 본 실험은 glass 기판위에서 진행되었으며, RF sputter를 이용하여 ITO를 150 nm 증착한 후, photo-lithography 공정을 통하여 하부 게이트 전극을 형성하였다. 이후에 RF sputter를 이용하여 SiO2 와 IGZO 를 각각 300, 50 nm 증착하였고, patterning 과정을 통하여 채널 영역을 형성하였다. 또한 소자의 전기적인 특성 향상을 위해 마이크로웨이브 열처리를 1000 Watt로 2 분간 진행 하였고, 비교를 위하여 기존 방식인 furnace 를 이용하여 N2 분위기에서 $400^{\circ}C$로 30분간 진행한 소자도 병행하였다. 그 결과 마이크로웨이브를 통해 열처리한 소자는 공정 온도가 $100^{\circ}C$ 이하로 낮기 때문에 glass 기판에 영향을 주지 않고 기존 furnace 열처리 한 소자보다 전체적으로 전기적인 특성이 우수한 것을 확인 하였다.

• Journal of the Semiconductor & Display Technology
• /
• v.16 no.4
• /
• pp.59-62
• /
• 2017

In this paper, atmospheric pressure plasma treatment was proposed for high performance indium gallium zinc oxide thin film transistor (IGZO TFT). RF Ar plasma treatment is performed at room temperature under atmospheric pressure as a simple and cost effective channel surface treatment method. The experimental results show that field effect mobility can be enhanced by $2.51cm^2/V{\cdot}s$ from $1.69cm^2/V{\cdot}s$ to $4.20cm^2/V{\cdot}s$ compared with a conventional device without plasma treatment. From X-ray photoelectron spectroscopy (XPS) analysis, the increase of oxygen vacancies and decrease of metal-oxide bonding are observed, which suggests that the suggested atmospheric Ar plasma treatment is a cost-effective useful process method to control the IGZO TFT performance.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.217-217
• /
• 2016

The amorphous InGaZnO (a-IGZO) is widely accepted as a promising channel material for thin-film transistor (TFT) applications owing to their outstanding electrical properties [1, 2]. However, a-IGZO TFTs have still suffered from their bias instability with illumination [1-4]. Up to now, many researchers have studied the sub-gap density of states (DOS) as the root cause of instability. It is well known that defect states can influence on the performances and stabilities of a-IGZO TFTs. The defects states should be closely related with the deposition condition, including sputtering power, and pressure. Nevertheless, it has not been reported how these defects are created during conventional RF magnetron sputtering. In general, during conventional RF magnetron sputtering process, negative oxygen ions (NOIs) can be generated by electron attachment in oxygen atom near target surface and then accelerated up to few hundreds eV by a self-bias; at this time, the high energy bombardment of NOIs induce defects in oxide thin films. Recently, we have reported that the properties of IGZO thin films are strongly related with effects of NOIs which are generated during the sputtering process [5]. From our previous results, the electrical characteristics and the chemical bonding states of a-IGZO thin films were depended with the bombardment energy of NOIs. And also, we suggest that the deep sub-gap states in a-IGZO as well as thin film properties would be influenced by the bombardment of high energetic NOIs during the sputtering process.In this study, we will introduce our novel technology named as Magnetic Field Shielded Sputtering (MFSS) process to prevent the NOIs bombardment effects and present how much to be improved the properties of a-IGZO thin film by this new deposition method. We deposited a-IGZO thin films by MFSS on SiO2/p-Si and glass substrate at various process conditions, after which we investigated the morphology, optical and electrical properties of the a-IGZO thin films.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.182.2-182.2
• /
• 2013

최근 산화아연이나 산화주석을 기반으로 한 산화물 박막 트랜지스터의 연구가 활발히 진행중이다. 2004년 Hosono 그룹에서 비정질 InGaZnO (IGZO) 박막을 이용한 TFT소자 제작을 보고하고 우수한 특성을 확인 후 산화물 TFT 소자기술에 대한 전 세계적인 연구개발의 발판이 마련되었다. 그러나 다성분계 화합물로 이루어진 산화물 반도체의 경우 복잡한 성분 조합과 조절이 어렵고, 장비의 제약으로 상용화에 어려움을 겪고 있다. 산화아연의 경우 증착시 쉽게 결정화가 이루어져 대면적 균일성을 확보하기 어렵고, 결정립계에 의한 이동도 저하, DC 신뢰성 저하의 문제가 발생한다. 이에 비해 산화주석의 경우 증착공정에 따라 비정질상과 결정립상을 조절할 수 있다. 하지만, 현재까지 발표된 산화주석 기반의 박막 트랜지스터는 내부 캐리어의 조절이 상대적으로 어려운 단점이 보고되었다. 본 연구에서는 산화 주석기반의 박막 트랜지스터를 제작하고 이에 Zr이온을 도핑하여 소자 특성을 개선시키고 동작모드를 조절하는 연구를 진행하였다. Bottom gate 형식의 ZrSnO TFT를 제작하였고 전이 특성을 살펴본 결과 Zr의 함량이 늘어날수록 이동도는 감소하는 경향이 나타났다. 또한 Zr의 미량 함량에도 불구하고 산소결핍에 의한 캐리어 생성을 억제하여, 소자 특성을 공정조건에 따라 조절할 수 있는 가능성을 확인 했다.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2009.10a
• /
• pp.1600-1603
• /
• 2009

In this work, we have fabricated inverted staggered ZnO TFTs with 1-${\mu}m$ resolution channel length by micro contact printing (${\mu}$-CP) method. Patterning of micro scale source/drain electrodes without etching is successfully achieved by micro contact printing method by using silver ink and polydimethylsiloxane (PDMS) stamp. And the time dependent characteristics of the sheet resistance show that Ag inklayer could be used as source and drain electrodes for ZnO TFTs.