• 한국인터넷방송통신학회논문지
• /
• 제18권1호
• /
• pp.97-103
• /
• 2018

위성 변조 비콘 신호는 위성에서 생성한 TOD (Time of Day) 데이터를 gold sequence를 이용하여 확산 시킨 후 linear phase modulation을 통해 전송된다. 변조 비콘 신호를 수신 시 위성과 지상 수신기 간 특성 차이 때문에 주파수 오프셋(FO)이 발생한다. 기존 위성 변조 비콘 수신기는 변조 비콘 신호를 FFT(Fast Fourier Transform)를 이용하여 주파수를 동기화시키는 방법이며, 이는 시스템 구현 관점에서 딜레이 및 복잡도를 증가 시킬 뿐만 아니라 points 간 생기는 FO과 phase offset에 의한 위상차를 보정하는 별도의 회로가 필요하다. 본 논문에서는 이를 극복하기 위해 변조 비콘 신호의 2위상 성형된 특성을 이용하여 coarse FO와 phase offset을 한 번에 보정 및 복조하기 위한 방안과 그에 따른 하드웨어 구성도를 제안 및 분석하였다. 또한, 시뮬레이션을 통해 본 논문에서 제안하는 방식에 적합한 변조 지수(modulation index)를 분석하였으며 그에 따른 적정 누적 개수 또한 분석하였다.

• 한국건설관리학회논문집
• /
• 제3권1호
• /
• pp.97-106
• /
• 2002

설계단계에서 VE를 적용하면 커다란 효과를 볼 수 있음에도 불구하고 국내에서는 설계단계의 VE가 활성화되지 못하고 있다. 특히 적절한 VB수행에 대한 적절한 용역대가 산정 기준의 부재는 설계VE의 적극적 활용을 가로막는 주요원인이 되고 있다. 본 논문에서는 설계YE와 유사한 용역업무의 대가산정 현황과 국내외 설계YE 용역대가 산정현황을 분석하여 현재 YE 용역대가 산정의 주요한 문제점을 도출하고 개선방향을 제시하였다. 다음으로 VE 용역대가 산정방안과 수행결과에 따른 인센티브 지급 방안을 제시하였다 마지막으로 면담을 통해 제안된 방안의 유효성을 검증하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2004년도 하계학술대회 논문집 C
• /
• pp.2014-2016
• /
• 2004

In order to obtain a low-loss ferroelectric phase shifter, the reflection-type phase shifter with ferroelectric defected ground structure (DGS) resonators has been designed in this paper. The proposed phase shifter is consist of a 3-dB $90^{\circ}$ branch-line hybrid coupler and terminated reflective circuit with tunable ferroelectric DGS resonator. The ferroelectric DGS unit structure can provide high Q resonator characteristic at high frequencies. The design parameters of equivalent circuit for the tunable DGS resonator are derived by using simple circuit analysis method and three-dimensional full wave finite element method. The fabricated phase shifter has an insertion loss of better than 3.4dB at 13.5GHz.

• Journal of Power Electronics
• /
• 제13권2호
• /
• pp.296-303
• /
• 2013

This paper proposes a high efficiency three-phase cascaded phase shifted H-bridge multi-level inverter without DC/DC converters for grid-tied multi string photovoltaic (PV) applications. The cascaded H-bridge topology is suitable for PV applications since each PV module can act as a separate DC source for each cascaded H-bridge module. The proposed phase shifted H-bridge multi-level topology offers advantages such as operation at a lower switching frequency and a lower current ripple when compared to conventional two level topologies. It is also shown that low ripple sinusoidal current waveforms are generated with a unity power factor. The control algorithm permits the independent control of each DC link voltage with a maximum power point for each string of PV modules. The use of the controller area network (CAN) communication protocol for H-bridge multi-level inverters, along with localized PWM generation and PV voltage regulation are implemented. It is also shown that the expansion and modularization capabilities of the H-bridge modules are improved since the individual inverter modules operate more independently. The proposed topology is implemented for a three phase 240kW multi-level PV power conditioning system (PCS) which has 40kW H-bridge modules. The experimental results show that the proposed topology has good performance.

• 한국전자파학회:학술대회논문집
• /
• 한국전자파학회 2005년도 종합학술발표회 논문집 Vol.15 No.1
• /
• pp.191-196
• /
• 2005

A low-cost, high-performance 40 Gb/s clock recovery module using a phase-locked loop(PLL) for a 40 Gb/s optical receiver has been designed and implemented. It consists of a clock recovery circuit, a RF mixer and frequency discriminator for phase/frequency detection, a DR-VCO, a phase shifter, and a hold circuit. The recovered 40 GHz clock is synchronized with a stable 10 GHz DR-VCO. The clock stability and jitter characteristics of the implemented PLL-based clock recovery module has shown to significantly improve the performance of the conventional open-loop type clock recovery module with DR filter. The measured peak-to-peak RMS jitter is about 230 fs. When input signal is dropped, the 40 GHz clock is generated continuously by hold circuit. The implemented clock recovery module can be used as a low-cost and high-performance receiver module for 40 Gb/s commercial optical network.

• Journal of Electrical Engineering and Technology
• /
• 제6권2호
• /
• pp.255-262
• /
• 2011

This paper proposes a grid-tied power conditioning system for fuel cell, which consists of three-phase current-fed DC-DC converter and three-phase PWM inverter. The three-phase current-fed DC-DC converter boosts fuel cell voltage of 26-48 V up to 400 V with zero-voltage switching (ZVS) scheme, while the three-phase PWM(Pulse Width Modulation) inverter controls the active and reactive power supplied to the grid. The operation of the proposed power conditioning system with fuel cell model is verified through simulations with PSCAD/EMTDC software. The feasibility of hardware implementation is verified through experimental works with a laboratory prototype with 1.2 kW proton exchange membrane (PEM) fuel cell stack. The proposed power conditioning system can be commercialized to interconnect the fuel cell with the power grid.

• 한국정보통신학회논문지
• /
• 제17권2호
• /
• pp.355-362
• /
• 2013

TOF(Time-Of-Flight) 센서에 의해 획득된 정보로부터 3차원 깊이 영상(depth image)을 추출하기 위한 위상 연산기의 하드웨어 구현을 기술한다. 설계된 위상 연산기는 CORDIC(COordinate Rotation DIgital Computer) 알고리듬의 vectoring mode를 이용하여 arctangent 연산을 수행하며, 처리량을 증가시키기 위해 pipelined 구조를 적용하였다. 고정 소수점 MATLAB 모델링과 시뮬레이션을 통해 최적 비트 수와 반복 횟수를 결정하였다. 설계된 위상 연산기는 MATLAB/Simulink와 FPGA 연동을 통해 하드웨어 동작을 검증하였으며, TSMC 0.18-${\mu}m$ CMOS 셀 라이브러리로 합성하여 약 16,000 게이트로 구현되었고, 200MHz@1.8V로 동작하여 9.6 Gbps의 연산 성능을 갖는 것으로 평가되었다.

• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.253-261
• /
• 2017

For a single-phase active power filter (APF), designing a more efficient algorithm to guarantee accurate and fast harmonics extraction with a lower computing cost is still a meaningful topic. The common idea still employs a IRPT-based Park transform, which was originally designed for 3-phase applications. Therefore, an additional virtual signal generation (VSG) link is necessary when it is used in the single-phase condition. This method, with virtual signal generation and transform, is obviously not the most efficient one. Regarding this problem, this paper proposes a novel harmonics extraction algorithm to further improve efficiency. The new algorithm is based on the principle of trigonometric orthogonal functions (TOF), and its mathematical principle and physical meaning are introduced in detail. Its implementation and superiority in terms of computation efficiency are analyzed by comparing it with conventional methods. Finally, its effectiveness is well validated through detailed simulations and laboratory experiments.

• ETRI Journal
• /
• 제42권3호
• /
• pp.324-332
• /
• 2020

In this paper, a blind symbol timing offset (STO) estimation method is proposed for offset quadrature phase-shift keying (OQPSK) modulated signals, which also works for other linearly modulated signals (LMS) such as binary-PSK, QPSK, 𝜋/4-QPSK, and minimum-shift keying. There are various methods available for blind STO estimation of LMS; however, none work in the case of OQPSK modulated signals. The popular cyclic correlation method fails to estimate STO for OQPSK signals, as the offset present between the in-phase (I) and quadrature (Q) components causes the cyclic peak to disappear at the symbol rate frequency. In the proposed method, a set of close and approximate offsets is used to compensate the offset between the I and Q components of the received OQPSK signal. The STO in the time domain is represented as a phase in the cyclic frequency domain. The STO is therefore calculated by obtaining the phase of the cyclic peak at the symbol rate frequency. The method is validated through extensive theoretical study, simulation, and testbed implementation. The proposed estimation method exhibits robust performance in the presence of unknown carrier phase offset and frequency offset.

• 전기전자학회논문지
• /
• 제19권3호
• /
• pp.335-341
• /
• 2015

최근 들어 철강의 두께 제어를 위해 고정밀도의 절대 위치 검출 센서에 대한 필요성은 증가하고 있다. 열악한 공장 환경 하에서 직선 운동하는 실린더의 절대 위치를 측정하기 위해서는 LVDT가 널리 사용된다. 본 논문에서는 1 미크론의 고해상도를 가지는 3상 LVDT 및 L/D (LVDT to digital) 변환기를 구현하였다. 이를 위하여 첫째 U, V, W 3상 정현파에 대한 시그널링을 FPGA로 설계하였다. 둘째 위치 정보에 대한 A상, B상 펄스 파형 출력 알고리즘을 구현하였다. 마지막으로 성능 평가를 위하여 기존의 센서들과 비교하였다. 실험 결과 직선성 편이 오차는 0.009788 [mm] 로써 2.2% 향상된 결과를 얻었고 정현파의 왜곡률은 평균 0.0751%로 기존보다 33%의 향상된 결과를 얻어 우수한 센서임을 입증하였다.