• 제목/요약/키워드: ICS

Search Result 537, Processing Time 0.02 seconds

PCR-RFLP Analysis of Ribosomal DNA Intergenic Spacer Region in Fusarium section Liseola. (Fusarium section Liseola 균주들에서 rDNA Intergenic Spacer 부위의 PCR-RFLP 분석)

  • 이경은;최영길;민병례
    • Korean Journal of Microbiology
    • /
    • v.38 no.1
    • /
    • pp.7-12
    • /
    • 2002
  • The intergenic spacer (IGS) region of the ribosomal DNA of species in Fusarium section Liseola was analyzed by amplification and subsequent digestion with several restriction enzymes. The length of the amplified IGS region was about 2.6 Kb in all strains except F.moniliforme 12 Which was about 2.9 Kb. The enzymes, EcoRI, HincII, SalI, HindIII, PstI and SmaI, digested the IGS region and nine haplotypes were identified among 11 strains. In the dendrogram based on PCR-RFLP of IGS region combined the results of section Liseola in this study and section Elegans in previous study, variation in the IGS appears to offer considerable potential to resolve intraspecific relationship as well as interspecies or intersection.

English Digital Signal Processing Circuit in HD Monitor using Synchronization Signal Optimization (동기신호 최적화 기법을 통한 고품위급 모니터의 디지털 신호처리회로 구현)

  • 천성렬;김익환;이호근;하영호
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.11C
    • /
    • pp.1152-1160
    • /
    • 2003
  • Start The current paper proposes an improved HD(High Definition) monitor that can support a signal input with various resolutions. Due to the inadequate performance of the built-in digital PLL(Phase-locked Loop) of an ADC(Analog to Digital Converter) and poor tolerance of ADC ICs, there are problems in the stable processing of synchronization signals with various input signals. Accordingly, the proposed synchronization signal optimization technique regenerates the horizontal synchronization signal in the vertical blanking interval based on the regularity of the synchronization signal, i.e. the timing of the falling edge signal remains constant, thereby solving the above problem and minimizing the interference of the system. As a result, the proposed system can stabilize various synchronization signals with different resolution modes.

A Study on the Test Strategy Based on SSA Technique for the Digital Circuit Boards in Production Line (SSA 기법에 기반한 생산조립라인의 디지털 부품 실장 PCB의 검사전략에 대한 연구)

  • Jung Yong-Chae;Ko Yun-Seok
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.54 no.4
    • /
    • pp.243-250
    • /
    • 2005
  • Test methodology is diversity by devices and the number of test pattern is tremendous because the digital circuit includes TTL and CMOS family ICs as well as high density devices such as ROM and RAM. Accordingly, the quick and effective test strategy is required to enhance the test productivity. This paper proposes the test strategy which is able to be applied efficiently to the diversity devices on the digital circuit board by analyzing the structure and characteristic of the digital device. Especially, this test strategy detects the faulted digital device or the faulted digital circuit on the digital board using SSA(Serial Signature Analysis) technique based on the polynomial division theory The SSA technique identifies the faults by comparing the reminder from good device with reminder from the tested device. At this time, the reminder is obtained by enforcing the data stream obtained from output pins of the tested device on the LFSR(Linear Feedback Shift Register) representing the characteristic equation. Also, the method to obtain the optimal signature analysis circuit is explained by furnishing the short bit input streams to the long bit input streams to the LFSR having 8, 12, 16, 20bit input/output pins and by analyzing the occurring probability of error which is impossible to detect. Finally, the effectiveness of the proposed test strategy is verified by simulating the stuck at 1 errors or stuck at 0 errors for several devices on typical 8051 digital board.

DEVELOPMENT OF NEW WHITENING AGENT. THE INHIBITORY EFFECTS OF LAGENARIA LEUCANTHA ON MELANOGENESIS AND DEPIGMENTATION EFFECT OF GOLD FISH

  • Suh, J.E.;Lee, C.W.;Cho, Y.H.;Park, S.M.
    • Journal of the Society of Cosmetic Scientists of Korea
    • /
    • v.24 no.3
    • /
    • pp.65-72
    • /
    • 1998
  • In this study, we demonstrated the whitening effect of Lagenaria leucantha through the melanin biosynthesis of S bikiniensis and inhibition of melanogenesis in cultured Bl6 melanocytes. And we confirmed the whitening effect of Lagenaria leucantha through the depigmentation of gold fish in vivo. The melanogenesis of B$_{16}$ melanocytes was founded to be activated dose and time dependently by the treatment of u- MSH. When the B$_{16}$ melanocytes was treated with 200nM of $\alpha$-MSH, the morphology of melanocytes was remarkably changed. The melanin content and the synthesis of tyrosinase were strikingly increased. Lagenaria ieucantha inhibited the melanin formation stimulated by $\alpha$-MSH without affection of cell viability. However, Lagenaria leucantha didn't inhibit tyrosinase activity and showed weak suppression on the synthesis of tyrosinase. These results suggest Lagenaria leucantha might inhibit melanin formation with tyrosinase independent manner. Lagenaria ieucantha also inhibition melanin biosynthesis with 18mm inhibition zone in S.bikiniensis. To evaluate the inhibitory activity of melanogenesis of Lagenaria leucantha in vivo, we examined its effect on depigmentation of gold fish. Lagenaria ieucantha remarkably reduced the size and density of melanophores in gold fish. These results suggest that Lagenaria ieucantha can be used as a whitening agent in cosmetics.ics.s.

  • PDF

Preparation and Characterization of Inclusion Complex between β-Cyclodextrin and Polylactic Acid (β-Cyclodextrin과 Polylactic Acid간의 포접화합물 제조 및 특성 분석)

  • Nan, Song Ya;Fang, Zhou Yu;Jun, Zhen Wei
    • Polymer(Korea)
    • /
    • v.39 no.2
    • /
    • pp.261-267
    • /
    • 2015
  • The inclusion complexes (ICs) between polylactic acid (PLA) and ${\beta}$-cyclodextrin (CD) were prepared by co-precipitation method in this work. The orthogonal experiments were designed to investigate the influence of different factors on the formation of inclusion complexes. The results suggested that the optimum scheme of inclusion compounds could be obtained when the feeding ratio of CD to PLA (wt%) was 20:1, stirring speed was 6 kr/min and the stirring time was 30 min. The structures and properties of the inclusion complexes were characterized by $^1H$ NMR, FTIR, DSC, FT-Raman, XRD and TGA. The DSC results demonstrated that the crystallization behavior of the inclusion complexes nearly disappeared. It was found that ${\beta}$-CD-PLA inclusion complex had a better thermal stability compared with the neat PLA. The model of the inclusion complexes was proposed on the basis of XRD, $^1H$ NMR and DSC results.

TSV Liquid Cooling System for 3D Integrated Circuits (3D IC 열관리를 위한 TSV Liquid Cooling System)

  • Park, Manseok;Kim, Sungdong;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.20 no.3
    • /
    • pp.1-6
    • /
    • 2013
  • 3D integrated circuit(IC) technology with TSV(through Si via) liquid cooling system is discussed. As a device scales down, both interconnect and packaging technologies are not fast enough to follow transistor's technology. 3D IC technology is considered as one of key technologies to resolve a device scaling issue between transistor and packaging. However, despite of many advantages, 3D IC technology suffers from power delivery, thermal management, manufacturing yield, and device test. Especially for high density and high performance devices, power density increases significantly and it results in a major thermal problem in stacked ICs. In this paper, the recent studies of TSV liquid cooling system has been reviewed as one of device cooling methods for the next generation thermal management.

A Study on Multi-hop Positioning Error in Indoor Positioning System (실내 위치 추정 시스템에서의 멀티 홉 위치 오차에 관한 연구)

  • Oh, Jongtaek
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.16 no.2
    • /
    • pp.123-129
    • /
    • 2016
  • Recently indoor positioning technologies have been studied using the acoustic signal from a smart phone. Also multi-hop indoor positioning system in which the equipments measure their relative position successively has been proposed. As the total positioning error is prone to increase due to the successively accumulated positioning error for the multi-hop system, the error analysis is required for the system design. In this paper, the absolute positioning error for the multi-hop indoor positioning equipments successively installed is analyzed, and it is verified by computer simulation. According to the results, the accumulated positioning error is linearly increased as the number of the multi-hop increases.

A Study on Dynamic Trigger Threshold in Indoor Positioning System (실내 위치 추정 시스템에서의 동적 트리거 임계값에 관한 연구)

  • Oh, Jongtaek
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.15 no.6
    • /
    • pp.155-161
    • /
    • 2015
  • As the popularity of the smartphone becomes increase, indoor smartphone positioning technology has been actively studied. The acoustic signal generated from the smartphone is received from the several microphones at the relative positioning system, and the trigger signal is proposed to mitigate the multipath effect and the effect is verified. But for the simple trigger method, there would be error occurred according to the variation of the distance or surrounding noise. In this paper, in order to resolve the problems, the dynamic trigger threshold technology is proposed and its effect is verified by the experiment.

A Study On Statistical Simulation for Asymmetric Multi-Core Processor Architectures (비대칭적 멀티코어 프로세서의 통계적 모의실험에 관한 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.16 no.2
    • /
    • pp.157-163
    • /
    • 2016
  • If trace-driven or execution-driven simulation is used for the performance analysis of asymmetric multi-core processors, excessive time and much disk space are necessary. In this paper, statistical simulations are performed for asymmetric multi-core processors with various hardware configurations. For the experiment, SPEC 2000 benchmark programs are used for profiling and synthesis, which is supplied as input for the simulation of asymmetric multi-core processors. As a result, the performance of asymmetric multi-core processor obtained by statistical simulation is comparable to that of the trace-driven simulation with a tremendous reduction in the simulation time.

Performance Study of Multicore Digital Signal Processor Architectures (멀티코어 디지털 신호처리 프로세서의 성능 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.13 no.4
    • /
    • pp.171-177
    • /
    • 2013
  • Due to the demand for high speed 3D graphic rendering, video file format conversion, compression, encryption and decryption technologies, the importance of digital signal processor system is growing rapidly. In order to satisfy the real-time constraints, high performance digital signal processor is required. Therefore, as in general purpose computer systems, digital signal processor should be designed as multicore architecture as well. Using UTDSP benchmarks as input, the trace-driven simulation has been performed and analyzed for the 2 to 16-core digital signal processor architectures with the cores from simple RISC to in-order and out-of-order superscalar processors for the various window sizes, extensively.