1 |
S. W. Keckler, K. Olukotun, and H. P. Hofsee, "Multicore Processors and Systems," Springer. 2009.
|
2 |
T. Ungerer, B. Robic, and J. Silk, "Multithreaded Processors," The Computer Journal, Vol. 45, No. 3, pp. 320-348, 2002
DOI
|
3 |
R. Kumar et al, "Single-ISA heterogeneous Multicore Architectures for Heterogeneous for Multithreaded Workload Performance," Annual International Symposium on Computer Architecture, pp. 64, Mar. 2004.
|
4 |
Hourd, Jon, et al. "Exploring Practical Benefits of Asymmetric Multicore Processors," Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures, pp. 55, Apr. 2009.
|
5 |
J. Lee, "Performance Study of Asymmetric Multicore Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 3, pp. 163-169, Jun. 2014.
|
6 |
R. Carl and J. E .Smith, "Modeling Superscalar Processors via Statistical Simulation," Parallel Architectures and Compilation Techniques, pp. 15-24, Sep. 2001.
|
7 |
J. Lee, "The Study of Statistical Simulation for Multicore Processor Architectures" Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 6, pp. 259-265, Dec. 2014.
DOI
|
8 |
T-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction," in Proceedings of the 19th International Symposium on Computer Architecture, pp.124-134, May. 1992.
|
9 |
J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.
|
10 |
T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002. 3
DOI
|