Browse > Article
http://dx.doi.org/10.7236/JIIBC.2016.16.2.157

A Study On Statistical Simulation for Asymmetric Multi-Core Processor Architectures  

Lee, Jongbok (Dept. of ICs Engineering, Hansung University)
Publication Information
The Journal of the Institute of Internet, Broadcasting and Communication / v.16, no.2, 2016 , pp. 157-163 More about this Journal
Abstract
If trace-driven or execution-driven simulation is used for the performance analysis of asymmetric multi-core processors, excessive time and much disk space are necessary. In this paper, statistical simulations are performed for asymmetric multi-core processors with various hardware configurations. For the experiment, SPEC 2000 benchmark programs are used for profiling and synthesis, which is supplied as input for the simulation of asymmetric multi-core processors. As a result, the performance of asymmetric multi-core processor obtained by statistical simulation is comparable to that of the trace-driven simulation with a tremendous reduction in the simulation time.
Keywords
asymmetric multi-core processor; statistical simulation;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 S. W. Keckler, K. Olukotun, and H. P. Hofsee, "Multicore Processors and Systems," Springer. 2009.
2 T. Ungerer, B. Robic, and J. Silk, "Multithreaded Processors," The Computer Journal, Vol. 45, No. 3, pp. 320-348, 2002   DOI
3 R. Kumar et al, "Single-ISA heterogeneous Multicore Architectures for Heterogeneous for Multithreaded Workload Performance," Annual International Symposium on Computer Architecture, pp. 64, Mar. 2004.
4 Hourd, Jon, et al. "Exploring Practical Benefits of Asymmetric Multicore Processors," Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures, pp. 55, Apr. 2009.
5 J. Lee, "Performance Study of Asymmetric Multicore Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 3, pp. 163-169, Jun. 2014.
6 R. Carl and J. E .Smith, "Modeling Superscalar Processors via Statistical Simulation," Parallel Architectures and Compilation Techniques, pp. 15-24, Sep. 2001.
7 J. Lee, "The Study of Statistical Simulation for Multicore Processor Architectures" Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 6, pp. 259-265, Dec. 2014.   DOI
8 T-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-Level Adaptive Branch Prediction," in Proceedings of the 19th International Symposium on Computer Architecture, pp.124-134, May. 1992.
9 J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.
10 T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002. 3   DOI