• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2005.05a
• /
• pp.47-50
• /
• 2005

In this paper, we investigate a filtering technique to reduce the adverse effect of long motor leads on H-bridge cascaded 7-level inverter fed ac motor drive. The switching surge voltage becomes the major cause to occur the insulation failure by serious voltage stress in the stator winding of high voltage induction motor. However, the effect of switching surge appears un seriousin high voltage induction motor than low voltage induction motor. Consequently, we demonstrated that the filter connected to the motor terminals greatly reduces the transient voltage stress and ringing, moreover we show lowers the dv/dt of the inverter switching pulse. The results of simulation show the suppression of dv/dt and the reduced peak voltage at the motor end of a long cable.

• Journal of Power Electronics
• /
• v.16 no.2
• /
• pp.512-521
• /
• 2016

Cascaded H-bridge multilevel (CHBML) inverters usually include a large number of isolated dc-voltage sources. Some faults in the dc-voltage sources result in unequal cell dc voltages. Unfortunately, the conventional phase-shifted carrier (PSC) PWM method that is widely used for CHBML inverters cannot eliminate low frequency sideband harmonics when the cell dc voltages are not equal. This paper analyzes the principle of sideband harmonic elimination, and proposes an improved PSCPWM that can eliminate low frequency sideband harmonics under the condition of unequal dc voltages. In order to calculate the carrier phases, it is necessary to solve transcendental equations for low frequency sideband harmonic elimination. Therefore, an approach based on the artificial bee colony (ABC) algorithm is presented in this paper. The proposed PSCPWM method enhances the reliability of CHBML inverters. The proposed PSCPWM is not limited to CHBML inverters. It can also be applied to other types of multilevel inverters. Simulation and experimental result obtained from a prototype CHBML inverter verify the theoretical analysis and the achievements made in this paper.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.63 no.3
• /
• pp.125-130
• /
• 2014

This paper is research result for a development of solar cell silicon ingot glowing(SCSIG) PWM converter system for 120[kW] 3[kA]. The system include 3-phase AC-DC rectifier diode converter of input voltage AC 460[V] and 60[Hz], DC-AC single phase full bridge PWM inverter of high frequency, AC-DC single-phase full wave rectifier using center-tapped of transformer for low voltage 50[V] and large current 3,000[A], carbon resistor load 0.2 [$m{\Omega}$]. PWM switching frequency for IGBT inverter control set 15KHz. The suggested researching contents are designed data sheets of power converter system, PSIM simulation, operating characteristics and analysis results of developed SCSIG system.

• Proceedings of the KIPE Conference
• /
• 2003.07b
• /
• pp.499-502
• /
• 2003

This paper presents the voltage source type half bridge lossless auxiliary inductor snubber assisted series capacitor compensated resonant high frequency inverter for induction heated fixing roller in copy machines. This high-frequency inverter treated here can completely achieve zero current soft switching (ZCS) commutation for wide power regulation range under its constant frequency pulse density modulation (PDM) scheme. Its transient and steady-state operating principle is originally presented fur a constant frequency PDM control strategy under a ZCS operation commutation, together with its output effective power regulation characteristics-based on the PDM strategy. The experimental operating performances of this ZCS-PDM high frequency inverter using IGBTs are illustrated as compared with computer simulation ones. Its power losses and actual efficiency are evaluated and discussed on the basis of simulation and experimental results.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.115-126
• /
• 2017

This paper presents a new cascaded asymmetrical single phase multilevel converter with a reduced number of isolated DC sources and power semiconductor switches. The proposed inverter has only two H-bridges connected in cascade, one switching at a high frequency and the other switching at a low frequency. The Low Switching Frequency Inverter (LSFI) generates seven levels whereas the High Switching Frequency Inverter (HSFI) generates only two levels. This paper also presents a solution to the capacitor balancing issues of the LSFI. The proposed inverter has lot of advantages such as reductions in the number of DC sources, switching losses, power electronic devices, size and cost. The proposed inverter with a capacitor voltage balancing algorithm is simulated using MATLAB/SIMULINK. The switching logic of the proposed inverter with a capacitor voltage balancing algorithm is developed using a FPGA SPATRAN 3A DSP board. A laboratory prototype is built to validate the simulation results.

• Journal of Power Electronics
• /
• v.11 no.5
• /
• pp.677-687
• /
• 2011

In this paper a cycloconverter-type high frequency transformer link inverter with a reduced switch count is analyzed and designed. The proposed topology consists of an H-bridge inverter at the transformer's primary side and a cycloconverter with three bidirectional switches at the secondary. All of the switches of the cycloconverter operate in non-resonant zero voltage and zero current switching modes. To overcome a high voltage surge problem resulting from the transformer leakage inductance, phase angle control based on natural commutation is employed. The effectiveness of the proposed inverter is verified by constructing s 750W prototype. Experimentally, the inverter is able to supply a near sinusoidal output voltage with a total harmonic distortion of less than 1%. For comparison, a PSpice simulation of the inverter is also carried out. It was found that the experimental results are in very close agreement with the simulation.

• Proceedings of the KIEE Conference
• /
• 2002.06a
• /
• pp.38-40
• /
• 2002

In the case of conventional high frequency inverter, with damage of switch by surge voltage when switch gets into compulsion extinction by load accident and so on because reactor is connected by series to switch, or there was problem of conduction loss by reactor's resistivity component, Also, it has controversial point of that can not ignore conduction loss of switch in complete work kind action of soft switching. In this paper, as high frequency induction heating power supply, we propose half bridge type multi resonance soft switching high frequency inverter topology that can realize high amplitude operation of load current with controlling switch current by multiplex resonance, mitigating surge voltage when switch gets into compulsion extinction and to be complete operation of zero current switching by opposit parallel connected reactor to inverter switch. and do circuit analysis for choice of most suitable circuit parameter of circuit

• Proceedings of the KIPE Conference
• /
• 2003.07a
• /
• pp.341-344
• /
• 2003

직렬연결형 다중레벨 컨버터(cascade multilevel converter)는 각기 절연된 DC전압원과 H-bridge 인버터가 한 단위를 이루고, 각 단위 인버터의 출력을 직렬 연결한 구조로서, 부하(전동기)에 정현파에 가까운 전압을 인가할 수 있는 시스템이다 각 H-bridge인버터의 DC전압원으로는 배터리 또는 커패시터등이 사용되는데, 일반적인 경우 각 H-bridge 컨버터의 입출력 파워가 틀려지게 되며, 따라서 DC전압간 불균형이 발생하게 된다. DC전압간 불균형이 발생하면 원하는 전압벡터를 정확하게 발생시킬 수 없게 되고, 고조파 하모닉이 만들어질뿐 아니라, 경우에 따라서는 DC전압원측에과 전압 또는 저전압 폴트가 발생할 수 있다. 본 논문은 N개의 H-bridge 인버터의 DC전압을 측정하지 않고, 전체 상출력 전압만을 측정하여 각 DC전압을 추정하고, 스위칭 패턴을 변경하여 DC전압을 평형화하는 방법을 제안한다. 모의실험을 통해서 알고리즘의 동작여부를 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2003.07a
• /
• pp.27-30
• /
• 2003

This paper describes two novel current fed high frequency resonant inverter can be used as the power supp]y for wax-sealing. This two topology can be obtained higher output frequency than switching frequency by composing modified unit inverter based on conventional half-bridge serial resonant inverter in parallel with input power source. also, By using time-sharing gate control method, this proposed inverter can not only realize the output control of dependence irrespective of the switching frequency using phase-shift but also reduce switching loss because it has ZVS function. Simulation results through the Pspice have demonstrated the feasibility of the proposed inverter. This proposed inverter will be able to be practically used as a power supply in various fields as induction heating applications, DC-DC converter etc.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.56-66
• /
• 2017

Fast and accurate fault detection is the primary step and one of the most important tasks in fault tolerant converters. In this paper, a fast and simple method is proposed to detect and diagnosis the faulty cell in a cascaded H-bridge multilevel inverter under a short circuit fault. In this method, the reference voltage is calculated using switching control pulses and DC-Link voltages. The comparison result of the output voltage and the reference voltage is used in conjunction with active cell pulses to detect the faulty cell. To achieve this goal, the cell which is active when the Fault signal turns to "0" is detected as the faulty cell. Furthermore, consideration of generating the active cell pulses is completely described. Since the main advantage of this method is its simplicity, it can be easily implemented in a programmable digital device. Experimental results obtained with an 11-level inverter prototype confirm the effectiveness of the proposed fault detection technique. In addition, they show that the diagnosis method is unaffected by variations of the modulation index.